#### **COMPREHENSIVE SERVICES**

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

#### SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs. We Sell For Cash We Get Credit We Receive a Trade-In Deal

**OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP** 

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

**Bridging the gap** between the manufacturer and your legacy test system.

1-800-915-6216
 www.apexwaves.com
 sales@apexwaves.com

 $\bigtriangledown$ 

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote CLICK HERE PXI-5441

# **NI PXI-5441 Specifications**

## 16-Bit 100 MS/s Arbitrary Waveform Generator with Onboard Signal Processing (OSP)

このドキュメントには、日本語ページも含まれています。

This document lists specifications for the NI PXI-5441 arbitrary waveform generator. Unless otherwise noted, the following conditions were used for each specification:

- Analog filter enabled.
- DAC interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50  $\Omega$ .
- Direct path set to 1  $V_{pk-pk}$ , Low-Gain Amplifier path set to 2  $V_{pk-pk}$ , and High-Gain Amplifier path set to 12  $V_{pk-pk}$ .
- Sample clock set to 100 mega samples per second (MS/s).

*Specifications* describe the warranted, traceable product performance over ambient temperature ranges of 0  $^{\circ}$ C to 55  $^{\circ}$ C, unless otherwise noted.

*Typical* values describe useful product performance beyond specifications that are not covered by warranty and do not include guardbands for measurement uncertainty or drift. Typical values may not be verified on all units shipped from the factory. Unless otherwise noted, typical values cover the expected performance of units over ambient temperature ranges of  $23 \pm 5$  °C with a 90% confidence level, based on measurements taken during development or production.

*Nominal* values (or supplemental information) describe additional information about the product that may be useful, including expected performance that is not covered under Specifications or Typical values. Nominal values are not covered by warranty.

Specifications are subject to change without notice. For the most recent NI 5441 specifications, visit ni.com/manuals. To access all the NI 5441 documentation, navigate to **Start**»All Programs»National Instruments» NI-FGEN»Documentation.





**Hot Surface** If the NI 5441 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5441 to cool before removing it from the chassis.

#### **Electromagnetic Compatibility Guidelines**

This product was tested and complies with the regulatory requirements and limits for electromagnetic compatibility (EMC) as stated in the product specifications. These requirements and limits are designed to provide reasonable protection against harmful interference when the product is operated in its intended operational electromagnetic environment.

This product is intended for use in industrial locations. There is no guarantee that harmful interference will not occur in a particular installation, when the product is connected to a test object, or if the product is used in residential areas. To minimize the potential for the product to cause interference to radio and television reception or to experience unacceptable performance degradation, install and use this product in strict accordance with the instructions in the product documentation.

Furthermore, any changes or modifications to the product not expressly approved by National Instruments could void your authority to operate it under your local regulatory rules.

Caution When operating this product, use shielded cables and accessories.

## Contents

CH 0	3
Sample Clock	17
Onboard Clock	20
Phase-Locked Loop (PLL) Reference Clock	20
CLK IN	21
TClk Specifications	22
PFI 0 and PFI 1	23
DIGITAL DATA & CONTROL (DDC)	24
Start Trigger	
Markers	29
Arbitrary Waveform Generation Mode	
Function Generation Mode	
Onboard Signal Processing	
Calibration	43
Power	43
Software	44
Environment	45
NI PXI-5441 Environment	45

Compliance and Certifications	
Safety	
Electromagnetic Compatibility	
CE Compliance	
Online Product Certification	
Environmental Management	
Physical	
Where to Go for Support	

#### **CH O** (Channel O Analog Output, Front Panel Connector)

Specification	Value	Comments
Number of Channels	1	_
Connector	SMB (jack)	_
Output Voltage	Characteristics	
Output Paths	<ol> <li>The software-selectable Main Output path setting provides full-scale voltages from 12.00 V<sub>pk-pk</sub> to 5.64 mV<sub>pk-pk</sub> into a 50 Ω load. NI-FGEN uses either the Low-Gain Amplifier or the High-Gain Amplifier when the Main Output path is selected, depending on the Gain attribute.</li> <li>The software-selectable Direct path is optimized for intermediate frequency (IF) applications and provides full-scale voltages from 0.707 to 1.000 V<sub>pk-pk</sub>.</li> </ol>	
DAC Resolution	16 bits	_

Specification			Value	Comments		
Amplitude and	Offset					
Amplitude			Amplitue	Amplitude (V <sub>pk-pk</sub> )		
Range	Path	Load	Minimum Value	Maximum Value	scale of the DAC	
	Direct	50 Ω	0.707	1.00	is utilized. If an	
		1 kΩ	1.35	1.91	smaller than the	
		Open	1.41	2.00	is desired, then	
	Low- Gain	50 Ω	0.00564	2.00	than full scale	
	Amplifier	1 kΩ	0.0107	3.81	of the DAC can be used.	
		Open	0.0113	4.00	NI-FGEN	
	High- Gain	50 Ω	0.0338	12.0	user-specified	
	Amplifier	1 kΩ	0.0644	22.9	resistive loads.	
		Open	0.0676	24.0		
Amplitude Resolution	<0.06% (	0.004 dB)	of amplitude range			
Offset Range	Span of ± <0.00149	25% of th 6 of ampli	e amplitude range w tude range	vith increments	Not available on the Direct path.	
Maximum Out	put Voltag	e			·	
Maximum	Path	Load	Maximum Out	put Voltage (V <sub>pk</sub> )	The maximum	
Voltage	Direct	50 Ω	±0.500		the NI 5441 is determined by the amplitude	
		1 kΩ	±0.953			
		Open	±1	.000	range and the offset range.	
	Low-	50 Ω	±1	.000		
Gain Amplifier		1 kΩ	±1	.905		
		Open	±2.000			
	High-	50 Ω	±6	.000		
	Gain Amplifier	1 kΩ	±1	1.43		
		Open	±1	2.00		

Specification	Value	Comments
Accuracy		
Accuracy DC Accuracy	For the Low-Gain or High-Gain Amplifier path: $\pm 0.2\%$ of amplitude range $\pm 0.05\%$ of offset $\pm 500 \mu\text{V}$ (within $\pm 10 ^{\circ}\text{C}$ of self-calibration temperature) $\pm 0.4\%$ of amplitude range $\pm 0.05\%$ of offset $\pm 1 \text{mV}$ (0 to 55 $^{\circ}\text{C}$ ) For the Direct path: Gain accuracy: $\pm 0.2\%$ amplitude range (within $\pm 10 ^{\circ}\text{C}$ of self-calibration temperature) Gain accuracy: $\pm 0.4\%$ amplitude range (0 to 55 $^{\circ}\text{C}$ ) DC arrow $\pm 20 \text{mV}$ (0 to 55 $^{\circ}\text{C}$ )	All paths are calibrated for amplitude and gain errors. The Low-Gain and High-Gain Amplifier paths also are calibrated for offset errors.
	<b>Note:</b> For DC accuracy, "amplitude range" is defined as $2 \times$ the gain setting. For example, a DC signal with a gain of 8 has an amplitude range of 16 V. If this signal has an offset of 1.5, its DC accuracy is calculated by the following equation: $\pm 0.2\% \times (16 \text{ V}) \pm 0.05\% \times (1.5 \text{ V}) \pm 500 \ \mu\text{V} = \pm 33.25 \ \text{mV}$	
AC Amplitude Accuracy	(+2.0% + 1 mV), (-1.0% - 1 mV) (+0.8% + 0.5 mV), (-0.2% - 0.5 mV), typical	50 kHz sine wave.
Output Charac	teristics	
Output Impedance	50 $\Omega$ nominal or 75 $\Omega$ nominal, software-selectable	_
Load Impedance Compensation	Output amplitude is compensated for user-specified load impedances.	
Output Coupling	DC	
Output Enable	Software-selectable. When disabled, CH 0 output is terminated with a 1 W resistor with a value equal to the selected output impedance.	
Maximum Output Overload	The CH 0 output terminal can be connected to a 50 $\Omega$ , ±12 V (±8 V for the Direct path) source without sustaining any damage. No damage occurs if the CH 0 output is shorted to ground indefinitely.	

Specification		Value		Comments			
Output Charac	Output Characteristics (Continued)						
Waveform Summing	The CH 0 output su similar paths—spec NI 5441 signal gen	upports waveform su cifically, the output to erators can be conne	mming among erminals of multiple ected together.				
Frequency and	Transient Response	<u>)</u>					
Bandwidth	43 MHz			Measured at –3 dB.			
DAC Digital Interpolation Filter	Software-selectable Available interpola	The digital filter is not available for use for Sample clock rates below 10 MS/s. Refer to the DAC Effective Sample Rate section for more information about the effect of DAC interpolation on sample rates. Refer to the Onboard Signal Processing					
		section for OSP Interpolation.					
Analog Filter	Software-selectable suppression.	Available only on Low-Gain amplifier and High-Gain amplifier Paths.					
Passband		Path		With respect to			
Flatness	Direct	Low-Gain Amplifier	High-Gain Amplifier	50 kHz.			
	-0.4 to +0.6dB 100 Hz to 40 MHz						

Specification		Comments		
Frequency and	Transient Response	e (Continued)		
Pulse		Analog filter		
Response	Direct	and DAC Interpolation filter disabled.		
Rise/Fall Time	<5 ns <4.5 ns, typical*	<8 ns <7 ns* <5.5 ns, typical*	<10 ns	
Aberration	<10%, typical	<5%, typical	<5%, typical	
* Specifications appl	y only to E-revision and la	ater NI PXI-5441 devices	(National Instruments part	number 191789E-0 <i>x</i> ).



Figure 1. Normalized Passband Flatness, Direct Path



Figure 2. Pulse Response, Low-Gain Amplifier Path 50  $\Omega$  Load



Figure 3. Frequency Response of Direct Path, 100 MS/s, 1x DAC Interpolation



Note Above 50 MHz, the response is the image response.

Specification		Comments			
Suggested Max	kimum Frequencies f	for Common Functi	ons		
Function		Path		Disable the	
	Direct	Low-GainHigh-GainDirectAmplifierAmplifier			
Sine	43 MHz	43 MHz	43 MHz	filter for square,	
Square	Not recommended*	25 MHz	12.5 MHz	The minimum	
Ramp	Not recommended*	5 MHz	5 MHz	frequency is 0 Hz.	
Triangle	Not recommended*	5 MHz	5 MHz		
* Direct path is	optimized for the freq	uency domain.			
Spectral Chara	acteristics				
Signal to		Path	-	Amplitude	
Noise and Distortion (SINAD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 decibel full scale (dBFS). Measured from	
1 MHz	64 dB	66 dB	63 dB	DC to 50 MHz. SINAD at low	
10 MHz	61 dB	60 dB	47 dB	amplitudes is	
20 MHz	57 dB	56 dB	42 dB	-148 dBm/Hz	
30 MHz	60 dB	62 dB	62 dB	noise floor.	
40 MHz	60 dB	62 dB	62 dB	typical.	
43 MHz	58 dB	60 dB	55 dB		

Specification		Comments		
Spectral Chara	cteristics (Continu	ed)		
Spurious-Free Dynamic		Path	I	Amplitude -1 dBFS.
Range (SFDR) <sup>1</sup> with Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	Measured from DC to 50 MHz. Also called
1 MHz	76 dB	71 dB	58 dB	harmonic distortion.
10 MHz	68 dB	64 dB	47 dB	SFDR with
20 MHz	60 dB	57 dB	42 dB	amplitudes is
30 MHz	73 dB	73 dB	74 dB	limited by a
40 MHz	76 dB	73 dB	74 dB	noise floor.
43 MHz	78 dB	75 dB	59 dB	All values are typical and include aliased harmonics.
SFDR		Amplitude		
Without Harmonics	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Measured from DC to 50 MHz.
1 MHz	87 dB	90 dB	90 dB	SFDR without
10 MHz	86 dB	88 dB	90 dB	amplitudes is
20 MHz	79dB	88 dB	88 dB	limited by a
30 MHz	72 dB	72 dB	73 dB	noise floor.
40 MHz	75 dB	72 dB	73 dB	All values are typical and
43 MHz	77 dB	74 dB	59 dB	include aliased harmonics.
<sup>1</sup> Dynamic range is	defined as the difference	between the carrier level ar	nd the largest spur.	

Specification		Value		Comments			
Spectral Chara	Spectral Characteristics (Continued)						
0 to 40 °C		Path		Amplitude			
Harmonic Distortion (THD)	Direct	Low-Gain Amplifier	High-Gain Amplifier	Includes the $2^{nd}$ through the $6^{th}$ harmonic.			
20 kHz	–77 dBc, typical	–77 dBc, typical	–77 dBc, typical				
1 MHz	–75 dBc, typical	-70 dBc, typical	–62 dBc, typical				
5 MHz	-68 dBc	-68 dBc	-55 dBc				
10 MHz	–65 dBc –66 dBc, typical*	-61 dBc -66 dBc, typical*	-46 dBc				
20 MHz	–55 dBc –61 dBc, typical*	-53 dBc -61 dBc, typical*	-40 dBc				
30 MHz	–50 dBc –57 dBc, typical*	-48 dBc -57 dBc, typical*	-38 dBc				
40 MHz	–47 dBc –54 dBc, typical*	-46 dBc -54 dBc, typical*	-34 dBc				
43 MHz	-46 dBc -53 dBc, typical*	-45 dBc -53 dBc, typical*	-33 dBc				
* Specifications app	ly only to E-revision and la	ater NI PXI-5441 devices (	National Instruments part	number 191789E-0x).			

Specification		Value		Comments			
Spectral Chara	Spectral Characteristics (Continued)						
0 to 55 °C		Path		Amplitude			
THD	Direct	Low-Gain Amplifier	High-Gain Amplifier	-1 dBFS. Includes the 2 <sup>nd</sup> through the 6 <sup>th</sup>			
20 kHz	–76 dBc, typical	-76 dBc, typical	-76 dBc, typical	harmonic.			
1 MHz	–74 dBc, typical	-69 dBc, typical	-61 dBc, typical				
5 MHz	-67 dBc	-67 dBc	-54 dBc				
10 MHz	-63 dBc	-60 dBc	-45 dBc				
20 MHz	-54 dBc -57 dBc*	-52 dBc -55 dBc*	-39 dBc				
30 MHz	-48 dBc -52 dBc*	-46 dBc -50 dBc*	-36 dBc				
40 MHz	-45 dBc -50 dBc*	-41 dBc -47 dBc*	-32 dBc				
43 MHz	-44 dBc -49 dBc*	-41 dBc -46 dBc*	-31 dBc				
* Specifications app	bly only to E-revision and la	ater NI PXI-5441 devices	National Instruments part	number 191789E-0x).			

Specification	Value						Comments
Spectral Characteristics (Continued)							
Average Noise Density		Amplitude Range		Ν	Average loise Densit	y	Average Noise Density at small
	Path	V <sub>pk-pk</sub>	dBm	$\frac{nV}{\sqrt{Hz}}$	dBm/Hz	dBFS/ Hz	amplitudes is limited by a –148 dBm/Hz
	Direct	1	4.0	18	-142	-146.0	noise floor.
	Low Gain	0.06	-20.4	9	-148	-127.6	
	Low Gain	0.1	-16.0	9	-148	-132.0	
	Low Gain	0.4	-4.0	13	-145	-141.0	
	Low Gain	1	4.0	18	-142	-146.0	
	Low Gain	2	10.0	35	-136	-146.0	
	High Gain	4	16.0	71	-130	-146.0	
	High Gain	12	25.6	213	-120	-145.6	





**Note** The noise floor in Figure 4 is limited by the measurement device. Refer to the *Average Noise Density* specifications for more information about this limit.

R





**Note** The noise floor in Figure 5 is limited by the measurement device. Refer to the *Average Noise Density* specifications for more information about this limit.

R



Figure 6. Direct Path, Two-Tone Spectrum (Typical)



**Note** The noise floor in Figure 6 is limited by the measurement device. Refer to the *Average Noise Density* specifications for more information about this limit.

## Sample Clock

Specification	Value	Comments
Sample Clock Sources	<ol> <li>Internal, Divide-by-N (N≥1)</li> <li>Internal, DDS-based, high-resolution</li> <li>External, CLK IN (SMB front panel connector)</li> <li>External, DDC CLK IN (DIGITAL DATA &amp; CONTROL front panel connector)</li> <li>External, PXI Star trigger (PXI backplane connector)</li> <li>External, PXI Trig (0, 7) (PXI backplane connector)</li> </ol>	Refer to the Onboard Clock section for more information about internal clock sources.
	6. External, PXI_Trig<07> (PXI backplane connector)	

Specification	Value			Comments	
Sample Rate Range and Resolution					
Sample Clock Source	Sample Rate Rang	ge R		Sample te Resolution	_
Divide-by-N	23.84 S/s to 100 MS/s		Settable $(1 \le N \le$	to (100 MS/s)/N 4,194,304)	
High Resolution	10 S/s to 100 MS/s			1.06 µHz	
CLK IN	200 kS/s to 105	MS/s	Resolutio	on determined by	
DDC CLK IN	10 S/s to 105 M	MS/s	external	clock source.	
PXI Star Trigger	10 S/s to 105 N	MS/s	IS/sExternal sample clock duty cycle tolerance 40 to 60%.		
PXI_Trig<07>	10 S/s to 20 M	IS/s			
DAC Effective Sample Rate					
	Sample Rate (MS/s)	DA Interpo Fac	AC olation ctor	Effective Sample Rate	DAC Effective Sample Rate = (DAC
	10 S/s to 105 MS/s	1 (0	Off)	10 S/s to 105 MS/s	Interpolation factor) × (sample rate)
	12.5 MS/s to 105 MS/s	2	2	25 MS/s to 210 MS/s	Refer to the Onboard Signal
	10 MS/s to 100 MS/s	2	4	40 MS/s to 400 MS/s	Processing section for OSP
	10 MS/s to 50 MS/s	5	8	80 MS/s to 400 MS/s	interpolation.
Sample Clock D	elay Range and Res	olution			
Sample Clock Source	Delay Adjustr Range	ment Delay Adjustment Resolution		_	
Divide-by-N	±1 Sample clock	k period <10 ps			
High- Resolution	±1 Sample clock	period	Sample c	clock period/16,384	
External (all)	0 to 7.6 ns	5		<15 ps	

Specification	Value			Comments		
System Phase Noise and Jitter (10 MHz Carrier)						
Sample Clock Source	System Phase Noise Density (dBc/Hz) Offset Untegrated from		Specified at 2× DAC oversampling.			
	100 Hz	1 kHz	10 kHz	100	Hz to 100 kHz)	
Divide-by-N	-110	-131	-137	×	<1.0 ps rms	
High- Resolution <sup>*</sup>	-114	-126	-126	•	<4.0 ps rms	
CLK IN	-113	-132	-135		<1.1 ps rms	
PXI Star Trigger <sup>†</sup>	-115	-118	-130		<3.0 ps rms	
<ul> <li>* High-Resolution specifications increase as the sample rate is decreased.</li> <li>† PXI star trigger specification is valid when the sample clock source is locked to PXI_CLK10.</li> </ul>						
External Sample Clock Input Jitter Tolerance	Cycle-cycle jitter ±300 ps Period Jitter ±1 ns			_		
Sample Clock E	xporting					
Exported Sample Clock Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>DDC CLK OUT (DIGITAL DATA &amp; CONTROL front panel connector)</li> <li>PXI_Trig&lt;06&gt; (PXI backplane connector)</li> </ol>			Exported sample clocks can be divided by integer $K (1 \le K \le$ 4,194,304).		
Exported Sample Clock Destinations	Maxi Frequ	Maximum Frequency Jitter (Typical) Duty Cycle			_	
PFI<01>	105 1	MHz	PFI 0: 6	ó ps rms	25 to 65%	
			PFI 1: 1	2 ps rms		
DDC CLK OUT	105 1	MHz	40 ps	s rms	40 to 60%	
PXI_Trig<06>	20 N	/IHz		_	—	

**Note** Sample clock purity can significantly affect the performance of an NI PXI-5441. High amounts of jitter or phase noise in the sample clock can create spurs in the signal generator's spectrum that are not present when using a pure sample clock. For example, if

D

the Clock Mode property is set to Automatic, NI-FGEN often selects High-Resolution clocking to achieve a specific IQ rate. High-Resolution clocking has more jitter than Divide-By-*N* clocking and may create extra spurs in the signal generator output spectrum (refer to Figures 8 through 15 for examples of this phenomenon). To remove extra spurs without using software resampling, you can use a pure external clock. The NI PXI-5650/5651/5652 frequency source, with low jitter and <1 Hz frequency resolution, is an excellent option.

#### **Onboard Clock** (Internal VCXO)

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a reference clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	
Frequency Accuracy	±25 ppm	

## Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Reference Clock Sources	<ol> <li>PXI_CLK10 (PXI backplane connector)</li> <li>CLK IN (SMB front panel connector)</li> </ol>	The PLL reference clock provides the reference frequency for the PLL.
Frequency Accuracy	When using the PLL, the frequency accuracy of the NI 5441 is solely dependent on the frequency accuracy of the PLL reference clock source.	
Lock Time	Typical: 70 ms Maximum: 200 ms	—
Frequency Range	5 to 20 MHz in increments of 1 MHz Default of 10 MHz	_
	The PLL reference clock frequency must be accurate to $\pm 50$ ppm.	

Specification	Value	Comments
Duty Cycle Range	40 to 60%	
Exported PLL Reference Clock Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>PXI_Trig&lt;06&gt; (PXI backplane connector)</li> </ol>	

## **CLK IN** (Sample Clock and Reference Clock Input, Front Panel Connector)

Specification	Value	Comments
Connector	SMB (jack)	—
Direction	Input	—
Destinations	<ol> <li>Sample clock</li> <li>PLL reference clock</li> </ol>	
Frequency Range	<ol> <li>to 105 MHz (sample clock destination and sine waves)</li> <li>200 kHz to 105 MHz (sample clock destination and square waves)</li> <li>5 to 20 MHz (PLL reference clock destination)</li> </ol>	_
Input Voltage Range	Sine wave: 0.65 to 2.8 $V_{pk-pk}$ into 50 $\Omega$ (0 dBm to +13 dBm) Square wave: 0.2 to 2.8 $V_{pk-pk}$ into 50 $\Omega$	_
Maximum Input Overload	±10 V	_
Input Impedance	50 Ω	
Input Coupling	AC	

#### **TClk Specifications**

 $\mathbb{N}$ 

National Instruments TClk synchronization method and the NI-TClk instrument driver are used to align the Sample clocks on any number of SMC-based modules in a chassis. For more information about TClk synchronization, refer to the *NI-TClk Synchronization Help*, which is located within the *NI Signal Generators Help*.

- Specifications are valid for any number of PXI modules installed in one NI PXI-1042 chassis.
- All parameters set to identical values for each SMC-based module.
- Sample Clock set to 100 MS/s, Divide-by-*N*, and all filters are disabled.
- For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.

**Note** Although you can use NI-TClk to synchronize nonidentical modules, these specifications apply only to synchronizing identical modules.

Specification	Value	Comments
Intermodule SMC S	ynchronization Using NI-TClk for Identical	Modules (Typical)
Skew	500 ps	Caused by clock and analog path delay differences. No manual adjustment performed.
Average Skew After Manual Adjustment	<10 ps	For information about manual adjustment, refer to the Synchronization Repeatability Optimization topic in the NI-TClk Synchronization Help. For additional help with the adjustment process, contact NI Technical Support at ni.com/support.
Sample Clock Delay/Adjustment Resolution	≤10 ps	

#### **PFI 0 and PFI 1** (Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments
Connectors	Two SMB (jacks)	
Direction	Bidirectional	
Frequency Range	DC to 105 MHz	_
As an Input (Tr	igger)	
Destinations	Start trigger	
Maximum Input Overload	-2 to +7 V	_
V <sub>IH</sub>	2.0 V	—
V <sub>IL</sub>	0.8 V	—
Input Impedance	1 kΩ	_
As an Output (I	Event)	
Sources	1. Sample clock divided by integer $K (1 \le K \le 4,194,304)$	_
	2. Sample clock timebase (100 MHz) divided by integer $M$ (2 $\leq M \leq 4,194,304$ )	
	3. PLL reference clock	
	4. Marker	
	5. Exported start trigger (Out Start trigger)	
Output Impedance	50 Ω	
Maximum Output Overload	-2 to +7 V	
V <sub>OH</sub>	Minimum: 2.9 V (open load), 1.4 V (50 Ω load)	Output drivers are
V <sub>OL</sub>	Maximum: 0.2 V (open load), 0.2 V (50 $\Omega$ load)	+3.3 V TTL compatible.
Rise/Fall Time	≤2.0 ns	Load of 10 pF.

# DIGITAL DATA & CONTROL (DDC) Optional Front Panel Connector

Specification	Value			Comments
Connector Type	68-pin VHDCI female receptacle			—
Number of Data Output Signals	16			
Control Signals	<ol> <li>DDC CLK OUT (clock output)</li> <li>DDC CLK IN (clock input)</li> <li>PFI 2 (input)</li> <li>PFI 3 (input)</li> <li>PFI 4 (output)</li> <li>PFI 5 (output)</li> </ol>			_
Ground	23 pins			
Output Signal Characteristics (Includes Data Outputs, DDC CLK OUT, and PFI<45>)				nd PFI<45>)
Signal Type	LVDS (Lo	ow-Voltage Different	ial Signal)	
Signal Characteristics	Minimum	Typical	Maximum	Tested with 100 Ωdifferential load
V <sub>OH</sub>	_	1.3 V	1.7 V	Measured at the
V <sub>OL</sub>	0.8 V	1.0 V		device front
Differential Output Voltage	0.25 V		0.45 V	panel. Load capacitance
Output Common-Mode Voltage	1.125 V		1.375 V	<15 pF. Driver and receiver
Differential Pulse Skew (skew within a differential pair)	_		0.6 ns	comply with ANSI/TIA/ EIA-644.
Rise/Fall Time	—	0.5 ns	1.6 ns	

Specification	Va	lue	Comments	
Output Signal (	Output Signal Characteristics (Continued)			
Output Skew	Typical: 1 ns; maximum 2 ns. terminals on the DIGITAL DA connector.	Skew between any two output ATA & CONTROL front panel		
Output Enable/Disable	Controlled through the softwa and control signals collective terminals go to a high-impeda			
Maximum Output Overload	-0.3 to +3.9 V		_	
Input Signal Ch	naracteristics (Includes DDC	CLK IN and PFI<23>)		
Signal Type	LVDS (Low-Voltage Differen	ntial Signal)	_	
Input Differential Impedance	100 Ω			
Maximum Output Overload	-0.3 to +3.9 V			
Signal Characteristics	Minimum	Maximum	_	
Differential Input Voltage	0.1 V	0.5 V		
Input Common Mode Voltage	0.2 V 2.2 V			
DDC CLK OUT	Γ	·		
Clocking Format	Data outputs and markers change on the falling edge of DDC CLK OUT.		—	
Frequency Range	Refer to the <i>Sample Clock</i> section for more information.		_	
Duty Cycle	40 to 60%			
Jitter	40 ps rms			

Specification	Value	Comments
DDC CLK IN		
Clocking Format	DDC data output signals change on the rising edge of DDC CLK IN.	—
Frequency Range	10 Hz to 105 MHz	—
Input Duty Cycle Tolerance	40 to 60%	
Input Jitter Tolerances	300 ps pk-pk of cycle-cycle jitter, and 1 ns rms of period jitter.	—

## Start Trigger

Specification	Value	Comments
Sources	1. PFI<01> (SMB front panel connectors)	
	<ol> <li>PFI&lt;23&gt; (DIGITAL DATA &amp; CONTROL front panel connector)</li> </ol>	
	3. PXI_Trig<07> (backplane connector)	
	4. PXI Star trigger (backplane connector)	
	5. Software (use function call)	
	6. Immediate (does not wait for a trigger). Default.	
Modes	1. Single	—
	2. Continuous	
	3. Stepped	
	4. Burst	
Edge Detection	Rising	

Specification	Va	lue	Comments
Minimum Pulse Width	25 ns		Refer to the t <sub>s1</sub> documentation in the <i>NI Signal</i> <i>Generators Help</i> by navigating to <b>NI Signal</b> <b>Generators</b> <b>Help»Devices»</b> <b>NI 5441»</b> <b>Triggering»</b> <b>Trigger Timing</b> .
Delay from	DAC Interpolation Factor	Typical Delay	Refer to the $t_{s2}$
CH 0 Analog Output with	Digital interpolation filter disabled.	44 Sample clock periods + 110 ns	the NI Signal Generators Help
OSP Disabled.	2	58 Sample clock periods + 110 ns	by navigating to <b>NI Signal</b>
	4	64 Sample clock periods + 110 ns	Generators Help»Devices» NI 5441»
	8	65 Sample clock periods + 110 ns	Triggering» Trigger Timing.
Delay from Start Trigger to Digital Data Output with OSP Disabled.	40 Sample clock periods + 1	10 ns	_
Additional	Add 33 Sample clock periods	3.	
Delay for Function Generator Mode.	(Applicable to delay from Start trigger to CH0 analog output and delay from Start trigger to digital data output)		
Additional	Add 70 Sample clock periods	for real data processing mode.	FIR and CIC
OSP Enabled.	Add 73 Sample clock periods for complex data processing mode.		filters enabled.
	(Applicable to delay from Sta output and delay from Start to	art trigger to CH0 analog rigger to digital data output)	

Specification	Value	Comments
Trigger Export	ing	
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the <i>Destinations</i> specification in the <i>Markers</i> section.	
Exported Trigger Delay	65 ns (typical)	Refer to the t <sub>s3</sub> documentation in the <i>NI Signal</i> <i>Generators Help</i> by navigating to <b>NI Signal</b> <b>Generators</b> <b>Help»Devices»</b> <b>NI 5441</b> » <b>Triggering»</b> <b>Trigger Timing</b> .
Exported Trigger Pulse Width	>150 ns	Refer to the t <sub>s4</sub> documentation in the <i>NI Signal</i> <i>Generators Help</i> by navigating to <b>NI Signal</b> <b>Generators</b> <b>Help»Devices»</b> <b>NI 5441</b> » <b>Triggering</b> » <b>Trigger Timing</b> .

## Markers

Specification		Value		Comments
Destinations	<ol> <li>PFI&lt;01&gt; (SMB front panel connectors)</li> <li>PFI&lt;45&gt; (DIGITAL DATA &amp; CONTROL front panel connector)</li> <li>PXI_Trig&lt;06&gt; (backplane connector)</li> </ol>			_
Quantity	One marker per segment			
Quantum	Marker position m four samples (two	Marker position must be placed at an integer multiple of four samples (two samples for Complex (IQ) data).		
Width	>150 ns			Refer to the t <sub>m2</sub> documentation in the <i>NI Signal</i> <i>Generators Help</i> by navigating to <b>NI Signal</b> <b>Generators</b> <b>Help»</b> <b>Fundamentals»</b> <b>Waveform</b> <b>Fundamentals»</b> <b>Events»</b> <b>Marker Events</b> .
Skew	Destination PFI<01>	With Respect to Analog Output ±2 Sample Clock Periods	With Respect to Digital Data Output N/A	Refer to the $t_{m1}$ documentation in the <i>NI Signal</i> <i>Generators Help</i> by navigating to
	PFI<45>	N/A	<2 ns	Generators
	PXI_Trig<06>	±2 Sample Clock Periods	N/A	Help» Fundamentals» Waveform Fundamentals» Events» Marker Events.
Jitter	20 ps rms			—

## **Arbitrary Waveform Generation Mode**

Specification		Value		Comments	
Memory Usage	The NI 5441 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			For more information, refer to the <i>NI-TClk</i> <i>Synchronization</i> <i>Help</i> by navigating to <b>NI Signal</b> <b>Generators</b> <b>Help»</b> <b>Programming»</b> <b>NI-TClk</b> <b>Synchronization</b> <b>Help</b> .	
Onboard Memory Size	32 MB option: 33,554,432 bytes	32 MB option:         256 MB option:         512 MB option:           33,554,432 bytes         268,435,456 bytes         536,870,912 bytes			
Output Modes	Arbitrary Waveform	n mode and Arbitrar	y Sequence mode	—	
Arbitrary Waveform Mode	In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated.				
Arbitrary Sequence Mode	generated. In Arbitrary Sequence mode, a sequence directs the NI 5441 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as <i>segments</i> . Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.				

Specification		Value		Comments
Minimum Waveform Size	Trigger Mode	Arbitrary Waveform Mode	Arbitrary Sequence Mode	The minimum waveform size
(Samples)	Single	16	16	is sample rate dependent in
	Continuous	16	96 at >50 MS/s	Arbitrary
			32 at ≤50 MS/s	Ear complex (IO)
	Stepped	32	96 at >50 MS/s	data minimum
			32 at ≤50 MS/s	waveform size is
	Burst	16	512 at >50 MS/s	
			256 at ≤50 MS/s	]
Loop Count	1 to 16,777,215 Burst trigger: Unlir	nited		_
Quantum	Waveform size must be an integer multiple of four samples (two samples for complex (IQ) data).			—
Memory Limits				
	32 MB Option	256 MB Option	512 MB Option	All trigger modes
Arbitrary Waveform	16,777,088 samples	134,217,600 samples	268,435,328 samples	except where noted.
Mode, Maximum Waveform Memory	Sampres	Sampros		For complex (IQ) data maximum waveform memory is halved.
Arbitrary Sequence Mode,	16,777,008 samples	134,217,520 samples	268,435,200 samples	Condition: One or two segments in a sequence.
Maximum Waveform Memory				For complex (IQ) data maximum waveform memory is halved.

Specification	Value			Comments
Memory Limits	(Continued)			
Arbitrary Sequence Mode, Maximum Waveforms	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	4,194,000 Burst trigger: 524,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	6,708,000 Burst trigger: 4,180,000	Condition: Waveform memory is <4,000 samples. (<2,000 samples for complex (IQ) data.)
Waveform Play	Times			
	32 MB	256 MB	512 MB	
Maximum Play Time, Sample Rate = 100 MS/s, OSP Disabled	0.16 seconds	1.34 seconds	2.68 seconds	Single Trigger mode. Play times can be significantly extended by
Maximum Play Time, IQ Rate = 1 MS/s, Real Mode, OSP Enabled	16 seconds	2 minutes and 14 seconds	4 minutes and 28 seconds	using Continuous, Stepped, or Burst Trigger modes. For Complex (IQ) mode the play
Maximum Play Time, IQ Rate = 100 kS/s, Real Mode, OSP Enabled	2 minutes and 47 seconds	22 minutes and 22 seconds	44 minutes and 43 seconds	times are halved.

## **Function Generation Mode**

Specification	Va	lue	Comments
Standard	Waveform	Maximum Frequency	—
Waveforms and Maximum	Sine	43 MHz	
Frequencies	Square	25 MHz	
	Triangle	5 MHz	
	Ramp Up	5 MHz	
	Ramp Down	5 MHz	
	DC	—	
	Noise (Pseudo-Random)	5 MHz	
	User Defined	43 MHz	
Memory Size	<ul> <li>65,536 samples for 1/4 symmetric waveforms</li> <li>(Example: Sine)</li> <li>16, 384 samples for non-1/4 symmetric waveforms</li> <li>(Example: Ramp)</li> </ul>		16-bit samples. User Defined Waveforms must be exactly 16,384 samples.
Frequency Resolution	355 nHz		_
Phase Resolution	0.0055°		_

## **Onboard Signal Processing**



Specification	Value	Comments
IQ Rate		
OSP Interpolation Range	12 to 512 (multiples of 2) 512 to 1,024 (multiples of 4) 1,024 to 2,048 (multiples of 8) (OSP Interpolation = FIR Interpolation × CIC Interpolation)	Total NI PXI-5441 Interpolation = OSP Interpolation × DAC Interpolation.
IQ Rate	Sample Rate/OSP Interpolation (Lower IQ Rates are possible by either lowering the sample rate or doing software interpolation)	Example: For a sample rate of 100 MS/s, IQ rate range = 48.8 kS/s to 8.3 MS/s
Data Processing Modes	<ol> <li>Real (I path only)</li> <li>Complex (IQ)</li> </ol>	

Specification	Value	Comments	
Pre-Filter Gain and Offset			
Pre-Filter Gain and Offset Resolution	18 Bits		
Pre-Filter Gain Range	-2.0 to +2.0 (Values < 1  attenuate User Data)	Unitless	
Pre-Filter Offset Range	-1.0 to +1.0	Applied after pre-Filter gain	
Output	Output = (User data × pre-Filter gain) + pre-Filter offset $(-1 \le \text{Output} \le +1)$	Pre-Filter output	
FIR (Finite Imp	oulse Response) Filter		
Filter Length	95 Taps	The FIR filter	
Coefficient Width	17 bits (-1 to +1)	is used to pulse shape the IQ data and to	
Filter Symmetry	Symmetric	compensate for the CIC	
Interpolation Range	2, 4, or 8	inter ron-on.	
Coefficients	Automatically generated by NI-FGEN (refer to <i>FIR Filter Types</i> ) or Custom Coefficients provided by the user		

Specification		Value		Comments		
FIR Filter Type	FIR Filter Types					
Filter Type	Parameter	Minimum	Maximum	—		
Custom			_	Coefficients are provided by the user.		
Flat	Passband	0.1	0.43	Lowpass Filter that minimizes ripple to the following relation: IQ Rate × Passband.		
Gaussian	BT	0.1	0.9	_		
Raised Cosine	Alpha	0.1	0.9			
Root Raised Cosine	Alpha	0.1	0.9			
CIC (Cascaded	Integrator-Comb) F	ilter	•	·		
Size	6 Stages			The CIC Filter		
Interpolation Range	$6 \leq \text{Interpolation} \leq 256 \text{ (integers)}$			does the majority of the interpolation in the OSP.		
NCO (Numeric	ally Controlled Oscil	lator)		·		
Frequency Range	1 mHz to $(0.43 \times Sa)$	mple Rate)		_		
Frequency Resolution	Sample Rate / 2 <sup>48</sup>			Example: 355 nHz with a Sample Rate of 100 MS/s		
I and Q Phase Resolution	0.0055°	0.0055°				
Phase Quantization	16 bits			Look-up table address width		
Tuning Speed	1 ms					

Specification	Value			Comments	
Modulation Per	formance (Typical)				
Modulation Configuration	Measurement Type	FIF	FIR Interpolation		
		2	4	8	
GSM Physical Layer*	MER (Modulation Error Ratio)	46 dB	47 dB	42 dB	Direct path (4 dBmPeak),
	EVM (Error Vector Magnitude)	<0.5 % rms	<0.5 % rms	<0.8 % rms	25 MHz carrier
W-CDMA	MER	46 dB	39 dB	—	Direct path
Physical Laver <sup>†</sup>	EVM	<7	<1.0 %	—	(4 dBmPeak), 25 MHz
Layer		0.5 % rms	rms		carrier, ACPR Measurement
	ACPR (Adjacent Channel Power Ratio) (External Sample Clock)	65 dBc	68 dBc		BW = 4 MHz and Channel Spacing = 5 MHz
	ACPR (High-Resolution Sample Clock)	61 dBc	61 dBc	_	
DVB Physical	MER	43 dB			Direct Path (4 dBmPeak), 25 MHz Carrier ACPR
Layer‡	EVM	<0.6 % rms			
	ACPR (External Sample Clock)	48 dBc			Measurement BW =
	ACPR (High-Resolution Sample Clock)	47 dBc	_	_	7.96 MHz and Channel Spacing = 8 MHz
<ul> <li>* OSP Enabled. IQ Rate = 1.083 MS/s, 4 Samples/Symbol. FIR Filter Type = Flat, Passband = 0.4. MSK modulation: Software Pulse Shaping and Phase Accumulation, 270.833 kS/s, Gaussian, BT = 0.3. PN Sequence Order = 14.</li> <li>† OSP Enabled. IQ Rate = 3.84 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.22. QPSK.</li> </ul>					

PN Sequence Order = 15.

<sup>‡</sup> OSP Enabled. IQ Rate = 6.92 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.15. 32 QAM Modulation. PN Sequence Order = 15.

Specification	Value			Comments	
Digital Perform	Digital Performance				
Maximum NCO Spur	<-90 dBc			Full-Scale Output	
FIR Interpolation	IQ Rate Range (with 100 MS/s Sample Clock Rate)	OSP Out of Band Suppression	OSP Passband Ripple	_	
2	195 kS/s to 8.33 MS/s	63 dB	0 to -0.08 dB	FIR Filter Type = Flat. Passband =	
4	97.6 kS/s to 4.16 MS/s	74 dB	0 to -0.08 dB	0.4. Ripple Measurement to 0.4 $\times$ IQ Rate. Stop Band Suppression from 0.6 $\times$ IQ Rate.	
8	48.8 kS/s to 2.08 MS/s	40 dB	0 to -0.8 dB		



Figure 8. GSM Physical Layer<sup>1,2</sup> External Sample Clocking = 99.665 MHz



Figure 9. GSM Physical Layer <sup>1,2</sup> Internal (High Resolution) Sample Clocking = 99.665 MHz Additional artifacts are caused by High Resolution Clock spurs.

<sup>&</sup>lt;sup>1</sup> OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 1.083 MS/s, 4 Samples/Symbol. FIR Filter Type = Flat, Passband = 0.4. Software MSK modulation: 270.833 kS/s, Gaussian, BT = 0.3. PN Sequence Order = 14.

<sup>&</sup>lt;sup>2</sup> For more information on eliminating spurs, refer to the *DAC Effective Sample Rate* in the *Sample Clock* section.



Figure 10. CDMA 2000 Physical Layer<sup>1,2</sup> External Sample Clocking = 98.304 MHz



Figure 11. CDMA 2000 Physical Layer<sup>1,2</sup> Internal (High Resolution) Sample Clocking = 98.304 MHz Additional artifacts are caused by High Resolution Clock spurs.

<sup>&</sup>lt;sup>1</sup> OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 1.2288 MS/s, 1 Sample/Symbol. FIR Filter Type = Custom Flat Filter with Passband = 0.48. QPSK. PN Sequence Order = 15.

<sup>&</sup>lt;sup>2</sup> For more information on eliminating spurs, refer to the *DAC Effective Sample Rate* in the *Sample Clock* section.



Figure 12. W-CDMA Physical Layer<sup>1,2</sup> External Sample Clocking = 92.16 MHz



Figure 13. W-CDMA Physical Layer<sup>1,2</sup> Internal (High Resolution) Sample Clocking = 92.16 MHz Additional artifacts are caused by High Resolution Clock spurs.

<sup>&</sup>lt;sup>1</sup> OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 3.84 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.22. QPSK. PN Sequence Order = 15.

<sup>&</sup>lt;sup>2</sup> For more information on eliminating spurs, refer to the DAC Effective Sample Rate in the Sample Clock section.







**Figure 15.** DVB Physical Layer<sup>1,2</sup> Internal (High Resolution) Sample Clocking = 96.88 MHz Artifact at 10 MHz is caused by CLK IN feed-through. Additional artifacts are caused by High Resolution Clock spurs.

<sup>&</sup>lt;sup>1</sup> OSP Enabled. Direct Path (4 dBm Peak). 25 MHz Carrier. IQ Rate = 6.92 MS/s, 1 Sample/Symbol. FIR Filter Type = Root Raised Cosine, Alpha = 0.15. 32 QAM Modulation. PN Sequence Order = 15.

<sup>&</sup>lt;sup>2</sup> For more information on eliminating spurs, refer to the DAC Effective Sample Rate in the Sample Clock section.

## Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	
External Calibration	The external calibration calibrates the VCXO, voltage reference, output impedance, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	Also known as factory calibration.
Calibration Interval	Specifications valid within two years of external calibration.	_
Warm-up Time	15 minutes	

#### Power

Specification	Typical Operation	<b>Overload Operation</b>	Comments
+3.3 VDC	1.9 A	2.7 A	Typical.
+5 VDC	2.2 A	2.4 A	Overload operation occurs when CH 0 is shorted to ground.
+12 VDC	0.46 A	0.5 A	
-12 VDC	0.01 A	0.01 A	
Total Power	22.9 W	27.0 W	

Specification	Value	Comments
Driver Software	NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5441. NI-FGEN provides application programming interfaces for many development environments.	_
Application Software	<ul> <li>NI-FGEN provides programming interfaces for the following application development environments:</li> <li>LabVIEW</li> <li>LabWindows<sup>™</sup>/CVI<sup>™</sup></li> <li>Measurement Studio</li> <li>Microsoft Visual C++ .NET</li> <li>Microsoft Visual C/C++</li> <li>Microsoft Visual Basic</li> </ul>	_
Interactive Control and Configuration Software	The FGEN Soft Front Panel supports interactive control of the NI 5441. The FGEN Soft Front Panel is included on the NI-FGEN driver DVD. Measurement & Automation Explorer (MAX) provides interactive configuration and test tools for the NI 5441. MAX is also included on the NI-FGEN DVD. You can use the NI 5441 with NI SignalExpress.	_

#### NI PXI-5441 Environment



**Note** To ensure that the NI PXI-5441 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5441 kit. The NI PXI-5441 is intended for indoor use only.

Specification	Value	Comments
Operating	0 to +55 °C in all NI PXI chassis except the following:	
Temperature	0 to +45 °C when installed in an NI PXI-101x or NI PXI-1000B chassis.	
	Meets IEC 60068-2-1 and IEC 60068-2-2.	
Storage Temperature	-25 to +85 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	
Operating Relative Humidity	10 to 90%, noncondensing. Meets IEC 60068-2-56.	
Storage Relative Humidity	5 to 95%, noncondensing. Meets IEC 60068-2-56.	
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	—
Operating Vibration	5 to 500 Hz, 0.31 g <sub>rms</sub> . Meets IEC 60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 to 500 Hz, 2.46 g <sub>rms</sub> . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	
Altitude	2,000 meter maximum (at 25 °C ambient temperature)	
Pollution Degree	2	—

#### Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



 $\mathbb{N}$ 

**Note** For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

#### **Electromagnetic Compatibility**

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



## CE Compliance $\zeta \in$

This product meets the essential requirements of applicable European Directives as follows:

- 2006/95/EC; Low-Voltage Directive (safety)
- 2004/108/EC; Electromagnetic Compatibility Directive (EMC)

#### **Online Product Certification**

To obtain product certifications and the Declaration of Conformity (DoC) for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

#### **Environmental Management**

X

**e** 40

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *NI and the Environment* Web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

#### Waste Electrical and Electronic Equipment (WEEE)

**EU Customers** At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste Electrical and Electronic Equipment, visit ni.com/environment/weee.

#### 电子信息产品污染控制管理办法 (中国 RoHS)

**中国客户** National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。 关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs\_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs\_china.)

Specification	Value		Comments
Dimensions	3U, One Slot, PXI/cPCI Module 21.6 × 2.0 × 13.0 cm (8.5 × 0.8 × 5.1 in.)		
Weight	345 g (12.1 oz)		_
Front Panel Co	nnectors		
Label	Function(s)	Connector Type	
CH 0	Analog output	SMB (jack)	
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)	
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)	
DIGITAL DATA & CONTROL	Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output.	68-pin VHDCI female receptacle	
Front Panel LED Indicators			
Label	Function		For more
ACCESS	The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5441 to the controller.		information, refer to the <i>NI Signal</i> <i>Generators Help</i> .
ACTIVE	The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5441.		
Included Cable			
	1 (NI part number 763541-01), 50 $\Omega$ , BNC Male to SMB Plug, RG223/U, Double Shielded, 1 m cable.		—



**Note** NI PXI-5441 modules of revision B or later are equipped with a modified PXI Express-compatible backplane connector. This modified connector allows the NI PXI-5441 to be supported by hybrid slots in a PXI Express chassis. To determine the revision of an NI PXI-5441 module, read the label on the underside of the NI PXI-5441. The label will list an assembly number of the format 191789*x*-01, where *x* is the revision.

#### Where to Go for Support

The National Instruments Web site is your complete resource for technical support. At ni.com/support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. For telephone support in the United States, create your service request at ni.com/support and follow the calling instructions or dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 662 457990-0, Belgium 32 (0) 2 757 0020, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 5050 9800, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 358 (0) 9 725 72511, France 01 57 66 24 24, Germany 49 89 7413130, India 91 80 41190000, Israel 972 3 6393737, Italy 39 02 41309277, Japan 0120-527196, Korea 82 02 3451 3400, Lebanon 961 (0) 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 (0) 348 433 466, New Zealand 0800 553 322, Norway 47 (0) 66 90 76 60, Poland 48 22 328 90 10, Portugal 351 210 311 210, Russia 7 495 783 6851, Singapore 1800 226 5886, Slovenia 386 3 425 42 00, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 (0) 8 587 895 00, Switzerland 41 56 2005151, Taiwan 886 02 2377 2222, Thailand 662 278 6777, Turkey 90 212 279 3031, United Kingdom 44 (0) 1635 523545

CVI, LabVIEW, National Instruments, NI, ni.com, the National Instruments corporate logo, and the Eagle logo are trademarks of National Instruments Corporation. Refer to the *Trademark Information* at ni.com/trademarks for other National Instruments trademarks. The mark LabWindows is used under a license from Microsoft Corporation. Windows is a registered trademark of Microsoft Corporation in the United States and other countries. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents.

© 2005–2010 National Instruments Corporation. All rights reserved.