COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs. We Sell For Cash We Get Credit We Receive a Trade-In Deal

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

Bridging the gap between the manufacturer and your legacy test system.

1-800-915-6216
 www.apexwaves.com
 sales@apexwaves.com

 \bigtriangledown

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote CLICK HERE PXI-6521

DAQ

Static DIO Register-Level Programmer Manual for NI 6509, 651*x*, 6520, 6521, and 6528 Devices



Worldwide Technical Support and Product Information

ni.com

National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

Worldwide Offices

Australia 1800 300 800, Austria 43 0 662 45 79 90 0, Belgium 32 0 2 757 00 20, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 6555 7838, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 385 0 9 725 725 11, France 33 0 1 48 14 24 24, Germany 49 0 89 741 31 30, India 91 80 51190000, Israel 972 0 3 6393737, Italy 39 02 413091, Japan 81 3 5472 2970, Korea 82 02 3451 3400, Lebanon 961 0 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 0 348 433 466, New Zealand 0800 553 322, Norway 47 0 66 90 76 60, Poland 48 22 3390150, Portugal 351 210 311 210, Russia 7 095 783 68 51, Singapore 1800 226 5886, Slovenia 386 3 425 4200, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 0 8 587 895 00, Switzerland 41 56 200 51 51, Taiwan 886 02 2377 2222, Thailand 662 278 6777, United Kingdom 44 0 1635 523545

For further support information, refer to the *Technical Support Resources* appendix. To comment on National Instruments documentation, refer to the National Instruments Web site at ni.com/info and enter the info code feedback.

© 2005 National Instruments Corporation. All rights reserved.

Important Information

Warranty

The NI 6509, NI 6510, NI 6511, NI 6512, NI 6513, NI 6514, NI 6515, NI 6516, NI 6517, NI 6518, NI 6519, NI 6520, NI 6521, and NI 6528 are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments the liable for any damages arising out of or related to this document or the information contained in it.

EXCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND SPECIFICALLY DISCLAIMS ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTOMER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the *Terms of Use* section on ni.com/legal for more information about National Instruments trademarks.

Other product and company names mentioned herein are trademarks or trade names of their respective companies.

Members of the National Instruments Alliance Partner Program are business entities independent from National Instruments and have no agency, partnership, or joint-venture relationship with National Instruments.

Patents

For patents covering National Instruments products, refer to the appropriate location: **Help**»**Patents** in your software, the patents.txt file on your CD, or ni.com/patents.

WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS, FITNESS OF COMPUTES AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED "SYSTEM FAILURES"). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF SUSTEM FAILURE WOULD ONT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM IS CUSTOMIZED AND DIFFERS FROM NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS' REDUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER NAY USE NATIONAL INSTRUMENTS PRODUCTS IN COMBINATION WITH OTHER RODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER NATUONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS IN COMBINATION WITH OTHER RODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL IN

About This Manual

How To Use the Manual Set	viii
Conventions	viii

Chapter 1 Getting to Know Your NI 6509/651*x*/6520/6521/6528 Device

Using Your NI 6509/651x/6520/6521/6528	1-2
PCI Interface	
General Operation Registers	1-2

Chapter 2 Register Map and Descriptions

IO Port Data	
IOPort(N)Data	
IO Select Registers	
IOSelect(<i>N</i>)	
Rising Edge Sensitivity Configuration I	Registers2-6
RiseEdgeEnable(N)	
Falling Edge Sensitivity Configuration	Registers2-7
FallEdgeEnable(N)	
Filter Enable Registers	
FilterEnable(N)	
Watchdog Timers High-Impedance Reg	zisters
WatchdogHighImp(N)	
Watchdog Timer Enable Registers	
WatchdogEnable(N)	
Watchdog Timer High or Low Register	s2-11
WatchdogHighLow(N)	
RTSI Enable Registers	
RTSI_En(<i>N</i>)	
Non-recurring Registers	
ID Register	
Clear Register	
Change Status Register	
Master Interrupt Control Regis	ter2-16
Revision Register	
Filter Interval 32-Bit Register	
Automatic Clock Selection Re	gister (PXI-6528 Only)2-19

Watchdog Timer Software Timeout Enable	
Watchdog Timer Expire Status	
Watchdog Timer Timeout Interval	
RTSI Configuration Registers	
RTSI Input Route	
RTSI Pulse when Edge Detected	
RTSI Pulse when Watchdog Timer Expires	
RTSI Trigger for Watchdog Timer	
RTSI Edge Detection Configuration Register	

Chapter 3 Programming

Programming Examples	3-1
Using Interrupts and Other Advanced Functionality	
Programming Your Device without the NI Measurement Hardware DDK	3-1
Initializing the PCI Bus	
Example	

Appendix A Technical Support Resources

Glossary

Index

This manual contains the following information you need to perform register-level programming for your NI 6509, 651x, 6520, 6521, and 6528 digital I/O (DIO) devices:

- Address and function of each NI 6509/651*x*/6520/6521/6528 device register for reading data, writing data, and implementing any standard function of the industrial DIO feature set (watchdog timer, digital filtering, change detection, and programmable power-up states) on the digital lines
- Examples that show the programming steps necessary to execute an operation

Use the change detection feature *only* if you are familiar with writing, installing, and uninstalling interrupt service routines. This manual does not cover writing, installing, and uninstalling interrupt service routines.

If you are programming using NI-DAQ driver software or application development software such as LabVIEW, Measurement Studio for Visual Studio .NET, or LabWindowsTM/CVITM, you do not need to read this manual.

Note While it is possible to program your DAQ device at the register level, National Instruments strongly recommends using NI-DAQ driver software and application development software such as LabVIEW, Measurement Studio for Visual Studio .NET, or LabWindows/CVI to program your NI 6509/651x/6520/6521/6528 device for improved productivity. NI-DAQ software provides easier programming with the same flexibility as register-level programming.

NI-DAQ driver software will not work for your programming needs in some cases, however. For example, if you are programming your DAQ device in an OS that is unsupported in NI-DAQ, NI-DAQmx Base software could be used as an alternative. If your OS is also unsupported in NI-DAQmx Base, you would then need to program your device using the *Static DIO Register-Level Programmer Manual for NI 6509*, *651x*, *6520*, *6521*, *and 6528 Devices*.

M

How To Use the Manual Set

The Static DIO Register-Level Programmer Manual for NI 6509, 651x, 6520, 6521, and 6528 Devices is one piece of the documentation set for your data acquisition system. You could have any of several types of manuals, depending on the hardware and software in your system. Use the manuals you have as follows:

- *Digital I/O Help*—This help file describes how to use the National Instruments 6509, 651*x*, 6520, 6521, and 6528 data acquisition (DAQ) devices with NI-DAQ 7.0 or later. This help file also contains specifications for each device. Programming options other than register-level programming are also described here.
- Accessory installation guides or manuals—If you are using accessory products, consult these guides when you are making your connections. The terminal block and cable assembly installation guides or accessory board user manuals explain how to physically connect the relevant pieces of your system.
- DAQ Getting Started Guide

Conventions

	The following conventions are used in this manual:
<>	Angle brackets that contain numbers separated by an ellipsis represent a range of values associated with a bit or signal name—for example, DIG+0.<30>.
•	The \blacklozenge symbol indicates that the following text applies only to a specific product, a specific operating system, or a specific software version.
Ŷ	This icon denotes a tip, which alerts you to advisory information.
	This icon denotes a note, which alerts you to important information.
\wedge	This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash.
bold	Bold text denotes items that you must select or click in the software, such as menu items and dialog box options. Bold text also denotes parameter names.

italic	Italic text denotes variables, emphasis, a cross reference, or an introduction to a key concept. Italic text also denotes text that is a placeholder for a word or value that you must supply.
monospace	Text in this font denotes sections of code, programming examples, and syntax examples. This font is also used for the proper names of programs, subprograms, subroutines, device names, functions, operations, variables, filenames and extensions, and code excerpts.

Getting to Know Your NI 6509/651*x*/6520/6521/6528 Device

The NI 6509 is a 96-bit, high-drive digital input/output (DIO) device for PCI, PXI, and CompactPCI chassis. The NI 6509 features 96 TTL/CMOS-compatible digital I/O lines, 24 mA high-drive output, and the industrial DIO feature set. For more information on the industrial DIO feature set, refer to the *About This Manual* section.

The NI 651*x* devices are 30 V bank isolated data acquisition (DAQ) devices for PCI, PXI, or CompactPCI chassis. The NI 651*x* devices feature either 64 or 32 channels of various channel count input/output signaling for sourcing (NI 6510/6512/6514/6516/6518) or sinking (NI 6511/6513/6515/6517/6519) current. The NI 651*x* devices also provide the industrial DIO feature set. For more information on the industrial DIO feature set, refer to the *About This Manual* section. Refer to Table 1-1 for more information on port directions for the NI 651*x* devices.

The NI 6520/6521 devices contain five Form A single-pole single-throw (SPST) non-latching relay outputs, three Form C single-pole double-throw (SPDT) non-latching relay outputs, and eight channel-to-channel isolated industrial inputs. The NI 6520/6521 devices provide 16 channels of digital I/O (eight optically isolated digital input channels and eight non-latching relay output channels), and the industrial DIO feature set. For more information on the industrial DIO feature set, refer to the *About This Manual* section.

The NI 6528 device provides 24 isolated input channels, 24 isolated output channels, real-time system integration (RTSI) capabilities, and the industrial DIO feature set. For more information on the industrial DIO feature set, refer to the *About This Manual* section. The NI 6528 is ideal for 60 V isolation and switching in both industrial and laboratory environments.

For more information regarding the functions, installation, connections, and safe use of the NI 6509/651x/6520/6521/6528 devices, refer to the *Digital IO Help*.



Caution Using your NI 6509/651x/6520/6521/6528 device in a way inconsistent with the directions in the *Digital IO Help* can lead to equipment damage or injury. National Instruments is *not* liable for damage or injuries resulting from incorrect use.

Using Your NI 6509/651*x*/6520/6521/6528

- PCI interface
- General operation registers

PCI Interface

The NI 6509/651*x*/6520/6521/6528 use the PCI MITE Application-Specific Integrated Circuit (ASIC) to communicate with the PCI or PXI bus. National Instruments designed this ASIC specifically for data acquisition. Before register-level programming the NI 6509/651*x*/6520/6521/6528 device, you must initialize the PCI interface as described in Chapter 3, *Programming*.

General Operation Registers

Initialize the PCI interface before using the general operation registers. Read the ID Register, one of the general operation registers, to verify the PCI interface is initialized properly. For more information on the ID Register, refer to the *ID Register* section in Chapter 2, *Register Map and Descriptions*.

The general operation registers include the IO Port Data registers and corresponding IO Select registers for reading and writing data. There are also registers for controlling digital filtering, change detection, the watchdog timer, RTSI output, and PXI synchronization. With the final set of registers, you can read and reset the status of your device.

The general operation registers are organized into two groups—recurring and non-recurring registers. Each port has a sequence of recurring registers for Data, IO Select, and other port-specific features. This same set of registers is repeated for each port but incremented 0x10 times the port number above the base address. The non-recurring registers affect the entire board and have set addresses.

	Port Direction											
Model	0	1	2	3	4	5	6	7	8	9	10 (xA)	11 (xB)
PCI-6509	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O
PXI-6509	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O	I/O
PCI-6510	Ι	Ι	Ι	Ι	_	_	_	_	_	_	_	_
PCI-6511	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	_	_	_	
PXI-6511	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	_	_	_	—
PCI-6512	0	0	0	0	0	0	0	0	_	_	_	
PXI-6512	0	0	0	0	0	0	0	0	_	_	_	
PCI-6513	0	0	0	0	0	0	0	0	_	_	_	—
PXI-6513	0	0	0	0	0	0	0	0	_	_	_	_
PCI-6514	Ι	Ι	Ι	Ι	0	0	0	0	_	_	_	
PXI-6514	Ι	Ι	Ι	Ι	0	0	0	0	_	_	_	
PCI-6515	Ι	Ι	Ι	Ι	0	0	0	0	_	_	_	
PXI-6515	Ι	Ι	Ι	Ι	0	0	0	0	_	_	_	—
PCI-6516	0	0	0	0	_	_	_	_	_	_	_	
PCI-6517	0	0	0	0	_	_	_	_	_	_	_	
PCI-6518	Ι	Ι	0	0	_	_	_	_	_	_	_	
PCI-6519	Ι	Ι	0	0	_	_	_	_	_	_	_	
PCI-6520	Ι	0	_	_	_	_	_	_	—	_	_	—
PCI-6521	Ι	0	_	_	_	_	_	_	_	_	_	_
PXI-6521	Ι	0	—	—	_	_	_	_	_	_	_	—
PCI-6528	Ι	Ι	Ι	0	0	0	—	—	—	_	_	—
PXI-6528	Ι	Ι	Ι	0	0	0	—	—	—	—	—	—

Table 1-1. NI 6509/651 x/6520/6521/6528 Product Port Directions



Register Map and Descriptions

Table 2-2 shows the register map for the NI 6509, 651x, 6520, 6521, and 6528 devices. The table gives the register name, the register address offset from the device base address (Base Address Register 1), the size of the register in bits, and the type of register (read-only, write-only, or read and write).

Registers are grouped in the table by function. A bit-by-bit description of each register follows the table.

The following sections show the register map for the NI 6509/651x/6520/6521/6528 devices with the registers sorted by function.

All NI 6509/651x/6520/6521/6528 devices have the same addresses for common registers.

Short Name	Offset (Hex)	Туре	Size
IOPort(N)Data	0x40 + 0xN0	Read-write	8-bit
IOSelect(N)	0x41 + 0xN0	Read-write	8-bit
RiseEdgeEnable(N)	0x42 + 0xN0	Read-write	8-bit
FallEdgeEnable(N)	0x43 + 0xN0	Read-write	8-bit
FilterEnable(N)	0x44 + 0xN0	Read-write	8-bit
WatchdogHighImp(N)	0x46 + 0x <i>N</i> 0	Read-write	8-bit
WatchdogEnable(N)	0x47 + 0xN0	Read-write	8-bit
WatchdogHighLow(N)	0x48 + 0x <i>N</i> 0	Read-write	8-bit
RTSI_En(N)	0x49 + 0xN0	Read-write	8-bit
	IOPort(N)Data IOSelect(N) RiseEdgeEnable(N) FallEdgeEnable(N) FilterEnable(N) WatchdogHighImp(N) WatchdogEnable(N) WatchdogHighLow(N)	IOPort(N)Data $0x40 + 0xN0$ IOSelect(N) $0x41 + 0xN0$ RiseEdgeEnable(N) $0x42 + 0xN0$ FallEdgeEnable(N) $0x43 + 0xN0$ FilterEnable(N) $0x44 + 0xN0$ WatchdogHighImp(N) $0x46 + 0xN0$ WatchdogEnable(N) $0x47 + 0xN0$ WatchdogHighLow(N) $0x48 + 0xN0$	IOPort(N)Data0x40 + 0xN0Read-writeIOSelect(N)0x41 + 0xN0Read-writeRiseEdgeEnable(N)0x42 + 0xN0Read-writeFallEdgeEnable(N)0x43 + 0xN0Read-writeFilterEnable(N)0x44 + 0xN0Read-writeWatchdogHighImp(N)0x46 + 0xN0Read-writeWatchdogEnable(N)0x47 + 0xN0Read-writeWatchdogHighLow(N)0x48 + 0xN0Read-write

Note: *N* is the port number in hexidecimal. Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 times the port number in hex.

Examples:

1. Offset of Port 6 Data Register (IOPort6Data) = 0x40 + 0x60 = 0xA0

2. Offset of Port 11 Filter Enable Register (FilterEn11) = 0x44 + 0xB0 = 0xF4

Table 2-2	. NI 6509/651x/6520/6521/	6528 Register Address	Map—Non-recurring Registers
-----------	---------------------------	-----------------------	-----------------------------

Register Name	Offset (Hex)	Туре	Size
ID Register	0x00	Read	8-bit
Clear Register	0x01	Write strobe	8-bit
Change Status Register	0x02	Read	8-bit
Master Interrupt Control Register	0x03	Read-write	8-bit
Revision Register	0x04	Read	32-bit
Filter Interval 32-bit Register	0x08	Read-write	32-bit
Automatic Clock Selection Register	0x14	Bit 0: Write Bit 1: Read	8-bit

Register Name	Offset (Hex)	Туре	Size
Watchdog Timer Software Timeout Enable	0x15	Read-write	8-bit
Watchdog Timer Expire Status	0x17	Read	8-bit
Watchdog Timer Timeout Interval	0x18	Read-write	32-bit

Table 2-3. NI 6509/651x/6520/6521/6528 Register Address Map—Watchdog Timer Registers

 Table 2-4.
 NI 6509/651 x/6520/6521/6528
 Register Address Map—RTSI Configuration Registers

Register Name	Offset (Hex)	Туре	Size
RTSI Input Route	0x0C	Read-write	16-bit
RTSI Pulse when Edge Detected	0x0E	Read-write	16-bit
RTSI Pulse when Watchdog Timer Expires	0x10	Read-write	16-bit
RTSI Trigger for Watchdog Timer	0x12	Read-write	16-bit
RTSI Edge Detection Configuration Register	0x16	Read-write	8-bit

The following pages provide a description of each register. The register bit map shows a diagram of the register with the most significant bit (MSB), bit 7, on the left and the least significant bit (LSB), bit 0, on the right. Each bit is represented by a rectangle with the bit name inside. The size of the register indicates how many bits you should read or write at a time. Reading a different size—for example, reading a 32-bit register with four 8-bit reads—may create invalid data.

IO Port Data

IOPort(N)Data

This register is used to read digital data from or write data to port N, where N is the port number in hexidecimal.



Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offsets: 0x40 + 0x(N)0

Type:Read-writeSize:8-bit

7	7	6	5	4	3	2	1	0
D	(7)	D(6)	D(5)	D(4)	D(3)	D(2)	D(1)	D(0)
	Bit	Na	me	Descripti	on			
	7–0 D(<70>)		Read or write digital data at this address.					

IO Select Registers

IOSelect(N)

This register configures bidirectional port N as input or output, where N is the port number in hexidecimal.

Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x41 + 0x(N)0
Туре:	Read-write
Size:	8-bit
Bit Map:	

 7	6	5	4	3	2	1	0	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	I(1) / O(0)	
 Bit	Na	ime	Descripti	on				
7–1	Re	served	Write only zeros to these bits.					
0	I(1) / O(0)	Write a 0	for input or	a 1 for outp	ut.		



Note It is not necessary to set this register if your device only supports fixed direction ports.

Rising Edge Sensitivity Configuration Registers

RiseEdgeEnable(N)

This register enables monitoring of input lines of port N for rising edges, where N is the port number in hexidecimal.

Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x42 + 0x(N)0
Туре:	Read-write
Size:	8-bit
Bit Map:	

7	6	5	4	3	2	1	0
REE(7)	REE(6)	REE(5)	REE(4)	REE(3)	REE(2)	REE(1)	REE(0)
Bit Name		Description					
7–0	RE	EE(<70>)	Write a 1 correspon	to a bit to en ding line.	nable monito	oring for the	

Falling Edge Sensitivity Configuration Registers

FallEdgeEnable(N)

This register enables monitoring of input lines of port N for falling edges, where N is the port number in hexidecimal.

Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x43 + 0x(N)0
Туре:	Read-write
Size:	8-bit
Bit Map:	

	7	6	5	4	3	2	1	0
ſ	FEE(7)	FEE(6)	FEE(5)	FEE(4)	FEE(3)	FEE(2)	FEE(1)	FEE(0)
	Bit Name		Description					
	7–0 FEE(<70>)		E(<70>)	Write a 1 correspon	to a bit to en iding line.	nable monito	oring for the	

Filter Enable Registers

FilterEnable(N)

This register enables filtering of input lines of port N, where N is the port number in hexidecimal. In FilterEnable(N) registers, all lines of all ports share the same interval.

Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x44 + 0x(N)0
Туре:	Read-write
Size:	8-bit
Bit Map:	

	7	6	5	4	3	2	1	0
ſ	FLE(7)	FLE(6)	FLE(5)	FLE(4)	FLE(3)	FLE(2)	FLE(1)	FLE(0)
Bit Name		Descripti	on					
	7–0 FLE(<70>)		Write a 1 to a bit to enable filtering for the corresponding line.					

For more information on digital filtering registers, refer to the *Filter Interval 32-Bit Register* section.

Watchdog Timers High-Impedance Registers

WatchdogHighImp(N)

This register configures port N to go to high impedance when the watchdog timer (WDT) expires, where N is the port number in hexidecimal. WatchdogHighImp(N) is only valid for bidirectional ports.

Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x46 + 0x(N)0
Туре:	Read-write
Size:	8-bit
Dit Mont	

Bit Map:

7	6	5	4	3	2	1	0			
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	WDTHImp			
Bit Name D				Description						
7–1 Reserved		Write on	Write only zeros to this bit.							
0 WDTHImp			impedan this regis per line b		watchdog ti the port out atchdog tim	mer expires. put high/low	Write a 0 to values on a			

Watchdog Timer Enable Registers

WatchdogEnable(N)

This register enables port N to go to configured expiration states when the watchdog timer (WDT) expires, where N is the port number in hexidecimal. WatchdogEnable(N) is only valid for fixed output or bidirectional ports.

Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x47 + 0x(N)0
Туре:	Read-write
Size:	8-bit

7	6	5	4	3	2	1	0		
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	WDT_En		
Bit	Na	ime	Descripti	on					
7–1 Reserved			Write onl	Write only zeros to these bits.					
0	W	DT_En		to this regist hable safe sta		1 0	o into a user mer expires.		

Watchdog Timer High or Low Registers

WatchdogHighLow(N)

This register configures expiration states for port N to go to when the watchdog timer expires, where N is the port number in hexidecimal. WatchdogHighLow(N) is only valid for fixed output and bidirectional ports.

Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x48 + 0x(N)0
Туре:	Read-write
Size:	8-bit
D'4 M	

Bit Map:

 \mathbb{N}

_	7	6	5	4	3	2	1	0
	wdtHL(7)	wdtHL(6)	wdtHL(5)	wdtHL(4)	wdtHL(3)	wdtHL(2)	wdtHL(1)	wdtHL(0)
	Bit 7–0		n me ltHL(<70>)	-	on gHighImp(<i>N</i> to output hi			-

RTSI Enable Registers

RTSI_En(*N*)

This register enables RTSI for port N, where N is the port number in hexidecimal.



Note Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port, you must add an additional offset equal to 0x10 time the port number in hex.

Address Offset:	0x49 + 0x(N)0
Туре:	Read-write
Size:	8-bit
Bit Map:	

7	6	5	4	3	2	1	0
RTSI_En(7)	RTSI_En(6)	RTSI_En(5)	RTSI_En(4)	RTSI_En(3)	RTSI_En(2)	RTSI_En(1)	RTSI_En(0)
Bit 7–0	Bit Name 7-0 RTSI_En(<70>)			ption 1 to any bit onding port l The second po cant bit (LSB	oit. RTSI can ort can only l	only be enal	bled on two the least

 $RTSI_En(N)$ is only available on the NI 6528.

- For PCI—Only valid for the first output-enabled port.
- For PXI—Only valid for the first output-enabled port and the first line of the second output-enabled port. The single line in the second port corresponds to the PXI Star Trigger line.

Non-recurring Registers

ID Register

Contains identifying code for the board. Use this register to confirm that you are successfully reading from your device.

Address Offset:	0x00
Туре:	Read
Size:	8-bit
Bit Map:	

	7	6	5	4	3	2	1	0
	ID(7)	ID(6)	ID(5)	ID(4)	ID(3)	ID(2)	ID(1)	ID(0)
-	Bit	Na	me	Descripti	on			
	7–0	ID	(<70>)	Contains	the ID of yo	ur device in	hexidecimal	. Usually

your device.

corresponds to the last two digits of the model name of

© National Instruments Corporation

Clear Register

Write to individual bit of this register to clear certain functionality in the board.

Address Offset:	0x01
Type	Write st

Туре:	Write strobe

Size: 8-bit

7	6	5	4	3	2	1	0		
Reserved	ClrWDT+	RstWDT	ClrWDTE	xp ClrEdge	ClrOvrFlow	Reserved	Reserved		
Bit	t Na	ime	D	escription					
7	Re	Reserved Write only zeros to this bit.							
6	Cle	earInterrupt		Set this bit to 1 to clear an interrupt caused by the expiration of the watchdog timer (WDT).					
5	Rs	tWDT	W	Set this bit to 1 periodically (less than the minimum watchdog timer expiration interval) to indicate that the application is running as expected.					
4	Ch	rWDTExp		Set this bit to 1 to clear the effect of a watchdog timer expiration.					
3	Ch	rEdge		Set this bit to 1 to clear the Edge Status bit in the Change Status Register and clear all edge detecto					
2	Ch	rOvrFlow	C	Clear Overflow—Set this bit to 1, along with the Clear Edge Detectors bit, to clear the overflow status bit in the Change Status Register.					
1-0	0 Re	served	W	Vrite only zero	os to these bits	•			

Change Status Register

The Change Status Register gives the status of change detection.

Address Offset:	0x02
Туре:	Read
Size:	8-bit
Dia Mana	

7	6	5	4	3	2	1	0	
Reserved	Reserved	WDT Int status	Falling Edge Status	Rising Edge Status	MasterInterrupt Status	OverFlow	Edge Status	
Bit	t N	Name		Descripti	on			
7-0	6 F	Reserved		Disregard	these bits.			
5	V	WDT Int Sta	atus	A 1 indicates that there has been a watchdog timer expiration that could cause an interrupt (if watchdog timer expiration interrupts are enabled).				
4	4 Falling Edge Status			A 1 indicates that there has been a falling edge that could cause an interrupt (if falling edge interrupts are enabled).				
3	3 Rising Edge Status			A 1 indicates that there has been a rising edge that could cause an interrupt (if rising edge interrupts are enabled).				
2	Ν	AasterIntern	upt Status	Indicates that the device is asserting an interrupt.				
1	1 OverFlow			Indicates that at least one more edge has been detected since an interrupt is asserted.				
0	E	Edge Status		bit is set i	an edge has been n the Master Inte us set indicates a erted.	rrupt Contro	l Register,	

Master Interrupt Control Register

The Master Interrupt Control Register enables change detection interrupts.

Address Offset:	0x03
Туре:	Read-write
Size:	8-bit

7	6	5	4	3	2	1	0
Reserved	Reserved	WDT Expiration IntEnable	Falling Edge IntEnable	Rising Edge IntEnable	Master Interrupt Enable	OverFlow Enable	Edge Interrupt Enable

Bit	Name	Description
7–6	Reserved	Write only zeros to these bits.
5	WDT Exp IntEnable	Enable interrupt on watchdog timer expiration.
4	Falling Edge IntEnable	Enable interrupt on falling edge detection.
3	Rising Edge IntEnable	Enable interrupt on rising edge detection.
2	Master Interrupt Enable	This bit must be 1 for any interrupt to occur.
1	OverFlow Enable	Enable overflow interrupt.
0	Edge Interrupt Enable	Enable edge detection interrupt.

Revision Register

This 32-bit register contains the revision of your device.

This 52-on register contains the revision of your device.								
Ad	ldress Offset:	0x04						
Ту	pe:	Read						
Siz	ze:	32-bit						
Bit	t Map:							
31	30	29	28	27	26	25	24	
Rev(31)	Rev(30)	Rev(29)	Rev(28)	Rev(27)	Rev(26)	Rev(25)	Rev(24)	
23	22	21	20	19	18	17	16	
Rev(23)	Rev(22)	Rev(21)	Rev(20)	Rev(19)	Rev(18)	Rev(17)	Rev(16)	
15	14	13	12	11	10	9	8	
Rev(15)	Rev(14)	Rev(13)	Rev(12)	Rev(11)	Rev(10)	Rev(9)	Rev(8)	
7	í.	r.	4	2	2		0	
7	6	5	4	3	2	1	0	
Rev(7)	Rev(6)	Rev(5)	Rev(4)	Rev(3)	Rev(2)	Rev(1)	Rev(0)	
Bi	t Na	me	Descript	ion				
31–0 Rev(<310>)			Contains the revision of your device.					

Filter Interval 32-Bit Register

The filter interval register controls the filter interval for distinguishing between valid input pulses and glitches. There are twenty bits in the filter interval register.

pulses and grienes. There are twenty bus in the inter interval register.								
Ad	dress Offset:	0x08						
Ту	pe:	Read-wri	te					
Siz	æ:	32-bit						
Bit	: Map:							
31	30	29	28	27	26	25	24	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
23	22	21	20	19	18	17	16	
Reserved	Reserved	Reserved	Reserved	FI(19)	FI(18)	FI(17)	FI(16)	
15	14	13	12	11	10	9	8	
FI(15)	FI(14)	FI(13)	FI(12)	FI(11)	FI(10)	FI(9)	FI(8)	
7	6	5	4	3	2	1	0	
FI(7)	FI(6)	FI(5)	FI(4)	FI(3)	FI(2)	FI(1)	FI(0)	
Bit Nar		me	Descript	ion				
31-	–20 Re	served	Write on	ly zeros to 1	these bits.			
19-	-0 FI(<190>)	Filter int 200 ns.	erval, bits 1	9 and down	to 0 in increa	ments of	

For more information on digital filtering registers, refer to the Filter Enable Registers section.

Automatic Clock Selection Register (PXI-6528 Only)

This register enables/disables automatic clock selection (selecting between the PXI 10 MHz backplane clock and the 10 MHz onboard oscillator), and gives which clock is currently being used.

Address Offset:	0x14	
Туре:	Bit 0:	Write-only
	Bit 1:	Read-only
Size:	8-bit	

Bit Map:

7	6	5	4	3	2	1	0	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	SClkStat	AutoClkDis	
Bit Name			Description					
7–2 Reserved			Write only zeros to these bits.					
1 SystemClockStatus			Bit 1 indicates which clock is currently being used as the system clock (SClk). A 0 indicates the PXI 10 MHz backplane clock is being used. A 1 indicates the 10 MHz onboard oscillator is being used.					
0		ıtomaticCloo	ckDisable	Bit 0 has a c automatic cl bit 0 to disa force use of	lock selectio ble automati	n is enabled ic clock sele	. Write a 1 to	

Watchdog Timer Software Timeout Enable

This register enables the device to go to specified expiration states when the watchdog timer expires.

Address Offset:	0x15
Туре:	Read-write
Size:	8-bit

7	6	5	4	3	2	1	0		
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	WDTSwToEn		
В	Bit Name				Description				
7	7–1 Reserved			Write only zeros to these bits.					
0	0 WDTSwToEn					U	s to a specified timer expires.		

Watchdog Timer Expire Status

This register indicates whether or not the device is currently in the expiration state.

	0					· · ·		
Ad	dress Offset	: 0x17						
Tyj	pe:	Read						
Siz	e:	8-bit						
Bit	Map:							
7	6	5	4	3	2	1	0	
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	WDTExpStat	
Bit Name			Description					
7–1	Re	eserved		Disregard these bits.				
0	W	DTExpStat			tes the device	-	g normally. the expiration	

Watchdog Timer Timeout Interval

This register specifies the amount of time to wait before going to the expiration state. It is expressed in terms of 100 ns.

Ad	dress Offset:	0x18							
Туре:		Read-wri	Read-write						
Siz	e:	32-bit	32-bit						
Bit	Map:								
31	30	29	28	27	26	25	24		
WDT_TI(31)	WDT_TI(30)	WDT_TI(29)	WDT_TI(28)	WDT_TI(27)	WDT_TI(26)	WDT_TI(25)	WDT_TI(24)		
23	22	21	20	19	18	17	16		
WDT_TI(23)	WDT_TI(22)	WDT_TI(21)	WDT_TI(20)	WDT_TI(19)	WDT_TI(18)	WDT_TI(17)	WDT_TI(16)		
15	14	13	12	11	10	9	8		
WDT_TI(15)	WDT_TI(14)	WDT_TI(13)	WDT_TI(12)	WDT_TI(11)	WDT_TI(10)	WDT_TI(9)	WDT_TI(8)		
7	6	5	4	3	2	1	0		
WDT_TI(7)	WDT_TI(6)	WDT_TI(5)	WDT_TI(4)	WDT_TI(3)	WDT_TI(2)	WDT_TI(1)	WDT_TI(0)		
Bit	Na	me	De	scription	·				
i					100 ns, the d	e amount of t evice waits b			

RTSI Configuration Registers

RTSI Input Route

This register configures which RTSI lines are driven by inputs from the RTSI-enabled input port.

Ad	dress Offset:	0x0C								
Туре:		Read-wri	Read-write							
Size:		16-bit	16-bit							
Bit Map:										
15	14	13	12	11	10	9	8			
Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	RTSI IR(8)			
7	6	5	4	3	2	1	0			
RTSI IR(7)	RTSI IR(6)	RTSI IR(5)	RTSI IR(4)	RTSI IR(3)	RTSI IR(2)	RTSI IR(1)	RTSI IR(0)			
Bit Name			Descriptio	n						

Dit	1 value	Description
15–9	Reserved	Write only zeros to these bits.
8–0	RTSI IR(<80>)	If a bit is 1 in this register, it should not be 1 in any other RTSI register. Write a 1 to a bit to make that RTSI line drive the value of the corresponding pin of the RTSI-enabled input port. RTSI IR(8) corresponds to the PXI Star Trigger line on PXI devices.

- For PCI—The RTSI-enabled port is the first input-enabled port.
- For PXI—The RTSI-enabled ports are the first two input-enabled ports.

RTSI Pulse when Edge Detected

This register configures which RTSI lines to pulse for 200 ns when there is an edge detected on any of the lines configured for monitoring.

Address Offset:	0x0E
Туре:	Read-write
Size:	16-bit

Reserved

RTSI PED(<8..0>)

Bit Map:

15 - 9

8-0

15	14	13	12	11	10	9	8
Reserved	RTSI PED(8)						

7	6	5	4	3	2	1	0
RTSI PED(7)	RTSI PED(6)	RTSI PED(5)	RTSI PED(4)	RTSI PED(3)	RTSI PED(2)	RTSI PED(1)	RTSI PED(0)
Bit Name				Descriptio	n		

Write only zeros to these bits.

If a bit is 1 in this register, it should not be 1 in any other RTSI register. Write a 1 to a bit to make that RTSI line drive the value of the corresponding pin of the RTSI-enabled input port. RTSI PED(8) corresponds to the PXI Star Trigger line on PXI devices.

RTSI Pulse when Watchdog Timer Expires

RTSI PWE(<8..0>)

This register configures which RTSI lines to pulse for 200 ns when the watchdog timer expires.

Address Offset:	0x10
Туре:	Read-write
Size:	16-bit

Bit Map:

8-0

15	14	13	12	11	10	9	8
Reserved	RTSI PWE(8)						

7	6	5	4	3	2	1	0
RTSI PWE(7)	RTSI PWE(6)	RTSI PWE(5)	RTSI PWE(4)	RTSI PWE(3)	RTSI PWE(2)	RTSI PWE(1)	RTSI PWE(0)
Bit	Na	ime		Descriptio	n		
15-	-9 Re	eserved		Write only	zeros to the	ese bits.	

If a bit is 1 in this register, it should not be 1 in any other RTSI register. Write a 1 to a bit to make that RTSI line pulse for 200 ns when the watchdog timer expires. RTSI PWE(8) corresponds to the PXI Star Trigger line on PXI devices.

RTSI Trigger for Watchdog Timer

Enables RTSI line to act as a hardware trigger for the watchdog timer.

Address Offset:	0x12
Туре:	Read-write
Size:	16-bit

Bit Map:

15	14	13	12	11	10	9	8
Reserved	RTSI Trig(8)						

7	6	5	4	3	2	1	0
RTSI Trig(7)	RTSI Trig(6)	RTSI Trig(5)	RTSI Trig(4)	RTSI Trig(3)	RTSI Trig(2)	RTSI Trig(1)	RTSI Trig(0)
Bit	Na	me		Descriptio	n		
15-	9 Re	served		Write only	zeros to the	se bits.	
8–0	RT	'SI Trig(<8	0>)	to allow th 1 to this reg expire on a RTSI Trig	le does not h e watchdog gister to allo a rising/fallin (8) correspon e on PXI de	timer to exp w the watchong RTSI line nds to the P2	ire. Write a dog timer to

For more information on RTSI industrial DIO feature registers, refer to the *RTSI Edge Detection Configuration Register* section.

RTSI Edge Detection Configuration Register

The RTSI Edge Detection Configuration register sets RTSI edge detection to synchronous or asynchronous mode and selects sensitivity to rising edges, falling edges, or both.

When using synchronous edge detection, the RTSI signals are sampled every 100 ns. Therefore, for an edge to be detected, the RTSI line must remain in its new value for at least 100 ns.

When using the asynchronous edge detectors, pulses as short as 10 ns can trigger the edge detection, in compliance with PXI specifications. At power up, asynchronous edge detection is selected by default.

Address Offset: 0x16

Туре:	Read-write
Size:	8-bit

Bit Map:

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	Reserved	RESens	FESens	SyncED
Bit	Na	ame		Descriptio	n		
7–3	Re	eserved		Write only	zeros to the	ese bits.	
2	Ri	Rising Edge Sensitivity		Write a 1 to enable monitoring of rising edge on RTSI.			
1	Fa	lling Edge S	ensitivity	Write a 1 t on RTSI.	o enable mo	nitoring of fa	alling edges
0	Sy	nchronous E	Edge Detect	Write a 1 t edge detec	to this bit to tion.	use synchro	nous RTSI

For more information on RTSI industrial DIO feature registers, refer to the *RTSI Trigger for Watchdog Timer* section.

Programming

This chapter contains basic programming information for your NI 6509/651*x*/6520/6521/6528 devices. Programming your NI 6509/651*x*/6520/6521/6528 device involves writing to and reading from registers on the device. Registers are listed in Chapter 2, *Register Map and Descriptions*.

Programming Examples

Most of the register-level functionality is explained through a separate set of examples in the NI Measurement Hardware Driver Development Kit (DDK). These examples show how to program the device register and isolate you from register addressing and MITE initialization. The NI Measurement Hardware DDK works on a variety of operating systems, including Linux and Mac OS X. It also includes an OS generic bus interface you can use to support additional operating systems. To download the NI Measurement Hardware DDK and NI 6509/6511/6520/6521/6528 examples, go to ni.com/info and enter mhddk.

Using Interrupts and Other Advanced Functionality

The NI Measurement Hardware DDK does not directly support interrupts. As a result, it does not provide programming examples for change detection, the watchdog timer, and other advanced functionality. If you wish to program these features at the register level, you must install your own interrupt service routines. Refer to the register descriptions in Chapter 2, *Register Map and Descriptions*, for information on the relevant registers for these features.

Programming Your Device without the NI Measurement Hardware DDK

If you chose not to use the NI Measurement Hardware DDK, you will need to detect your device and initialize the PCI bus and MITE interface.

Initializing the PCI Bus

The PCI Bus is a high performance, 32-bit bus with multiplexed address and data lines. This system arbitrates and assigns resources through software, freeing you from manually setting switches and jumpers.

The PCI Bus moves data for the NI 6509/651x/6520/6521/6528 devices. Configure the bus-related resources before you execute a register-level program. To do this, you need to assign a base address and optionally assign an interrupt channel to your NI 6509/651x/6520/6521/6528 device as shown here and in the following section.

For proper operation, configure the PCI MITE ASIC as described in this section. The references made to PCI BIOS¹ calls are left for you to implement.

First, write an algorithm that finds and stores configuration information about the device. You can do this by using PCI BIOS calls to search PCI configuration space for the National Instruments vendor ID (0x1093) and one of the device IDs listed in Table 3-1.

Device	ID	Description
PCI-6509	0x7085	96 Channel, 5 V, TTL/CMOS Digital I/O
PCI-6510	0x7124	32 Input, 30 V, Bank-Isolated Digital Input
PCI-6511	0x70C3	64 Input, 30 V, Bank-Isolated Digital Input
PCI-6512	0x70CC	64 Source Output, 30 V, Bank-Isolated Digital Output
PCI-6513	0x70C8	64 Sink Output, 30 V, Bank-Isolated Digital Output
PCI-6514	0x7088	32 Input, 32 Source Output, 30 V, Bank-Isolated Digital I/O
PCI-6515	0x7087	32 Input, 32 Sink Output, 30 V, Bank-Isolated Digital I/O
PCI-6516	0x7125	32 Source Output, 30 V, Bank-Isolated Digital Output
PCI-6517	0x7126	32 Sink Output, 30 V, Bank-Isolated Digital Output
PCI-6518	0x7127	16 Input, 16 Source Output, 30 V, Bank-Isolated Digital I/O
PCI-6519	0x7128	16 Input, 16 Sink Output, 30 V, Bank-Isolated Digital I/O
PCI-6520	0x71C5	8 Input, 8 Source Output, 60 V, Ch-Ch Isolated Digital I/O
PCI-6521	0x718B	8 Input, 8 Sink Output, 60 V, Ch-Ch Isolated Digital I/O

	Table 3-1.	Static DIO Devices and IDs
--	------------	----------------------------

¹ You can obtain more information on PCI BIOS calls from the PCI SIG online at www.pcisig.com.

Device	ID	Description
PCI-6528	0x70A9	24 Input, 24 Output, 60 V, Ch-Ch Isolated Digital I/O
PXI-6509	0x1710	96 Channel, 5 V, TTL/CMOS Digital I/O
PXI-6511	0x70D3	64 Sink/Source Input, 30 V, Bank-Isolated Digital Input
PXI-6512	0x70D2	64 Source Output, 30 V, Bank-Isolated Digital Output
PXI-6513	0x70D1	64 Sink Output, 30 V, Bank-Isolated Digital Output
PXI-6514	0x70CD	32 Source/Sink Input, 32 Source Output, 30 V, Bank-Isolated Digital I/O
PXI-6515	0x70C9	32 Input, 32 Sink Output, 30 V, Bank-Isolated Digital I/O
PXI-6521	0x718C	8 Output, 8 Input, 60 V, Ch-Ch Isolated Digital I/O
PXI-6528	0x7086	24 Input, 24 Output, 60 V, Ch-Ch Isolated Digital I/O

Table 3-1. Static DIO Devices and IDs (Continued)

If a device is found, the algorithm can store the configuration information of the device into a data structure. Base Address Register 0 (BAR0) points to the base address of the PCI MITE, while Base Address Register 1 (BAR1) points to the base address of the device registers. The size of BAR0 is 4 KB, and the size of BAR1 is 8 KB.

Both addresses are most likely mapped above 1 MB in the memory map. This means that in order to communicate with the device you must know how to perform memory cycles to extended memory.



Tip To make communication with the device simpler, re-map the device below 1 MB in the memory map using PCI BIOS read and write calls.

Example

This pseudocode example re-maps the device below 1 MB. If you choose not to re-map the device, you can skip the first CWrite instruction, but you still need to perform the next and last instructions to initialize the device. All values in this example are 32 bits.

Use the following pseudocode to re-map the PCI MITE to memory address 0xD0000 and the device to memory address 0xD1000:

CWrite(0x10,0x000D0000)	//Write the address to which you want to re-map the PCI MITE to PCI configuration space offset 0x10 (BAR0).
Write(0xD0340,0x0000AEAE)	//Write the value 0x0000AEAE to offset 0x340 from the new PCI MITE address.

CWrite(0x14,0x000D1000)	//Write the address to which you want to re-map the device (other than the PCI MITE) to PCI configuration space offset 0x14 (BAR1).
	//Create the window data value by masking the new device address:window data value = ((0xFFFFF00 AND new device address) OR (0x00000080)).
	//If you are not re-mapping the device, then the new device address is the value in BAR1.
Write(0xD00C0,0x000D1080)	//Write the window data value to offset 0xC0 from the new PCI MITE address. If you are not re-mapping the device, then the new PCI MITE address is the value in BAR0.

The base address is now 0xD1000. Make sure the re-mapped PCI MITE and the NI 6509/651x/6520/6521/6528 memory ranges are not used by another device or system resource. You can exclude this memory from use with a memory manager.



Technical Support Resources

Visit the following sections of the National Instruments Web site at ni.com for technical support and professional services:

- **Support**—Online technical support resources at ni.com/support include the following:
 - Self-Help Resources—For answers and solutions, visit the award-winning National Instruments Web site for software drivers and updates, a searchable KnowledgeBase, product manuals, step-by-step troubleshooting wizards, thousands of example programs, tutorials, application notes, instrument drivers, and so on.
 - Free Technical Support—All registered users receive free Basic Service, which includes access to hundreds of Application Engineers worldwide in the NI Developer Exchange at ni.com/ exchange. National Instruments Application Engineers make sure every question receives an answer.

For information about other technical support options in your area, visit ni.com/services or contact your local office at ni.com/contact.

- **Training and Certification**—Visit ni.com/training for self-paced training, eLearning virtual classrooms, interactive CDs, and Certification program information. You also can register for instructor-led, hands-on courses at locations around the world.
- System Integration—If you have time constraints, limited in-house technical resources, or other project challenges, National Instruments Alliance Partner members can help. To learn more, call your local NI office or visit ni.com/alliance.
- Declaration of Conformity (DoC)—A DoC is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electronic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/ certification.

• **Calibration Certificate**—If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Symbol	Prefix	Value
n	nano	10-9
m	milli	10-3
k	kilo	10 ³
М	mega	106

Symbols

+	Positive of, or plus
_	Negative of, or minus
A	
ASIC	Application-Specific Integrated Circuit—a proprietary semiconductor component designed and manufactured to perform a set of specific functions for a specific application
C	
CompactPCI	refers to the core specification defined by the PCI Industrial Computer Manufacturer's Group (PICMG)
D	
DAQ	data acquisition—a system that uses the personal computer to collect, measure, and generate electrical signals
DIO	digital input/output

Glossary

I	
I	

isolation	signal conditioning to break ground loops and reject high common-mode voltages to protect equipment and users and to ensure accurate measurements
L	
LSB	least significant bit
Μ	
MSB	most significant bit
0	
optical isolation	the technique of using an optocoupler to transfer data without electrical continuity, to eliminate high-potential differences and transients
optocoupler	a device that transfers electrical signals by utilizing light waves to provide coupling with electrical isolation between input and output
Р	
PCI	Peripheral Component Interconnect—a high-performance expansion bus architecture originally developed by Intel to replace ISA and EISA
port	a digital port, consisting of eight lines of digital input and/or output
PXI	PCI eXtensions for Instrumentation—an open specification that builds on the CompactPCI specification by adding instrumentation-specific features

Index

A

Automatic Clock Selection register AutomaticClockDisable bits, 2-19 SystemClockStatus bits, 2-19

C

calibration certificate (NI resources), A-2 Change Status Register Edge Status bits, 2-15 Falling Edge Status bits, 2-15 MasterInterrupt Status bits, 2-15 OverFlow bits, 2-15 Rising Edge Status bits, 2-15 WDT Int Status bits, 2-15 Clear Register ClearInterruptWDT bits, 2-14 ClrEdge bits, 2-14 ClrOvrFlow bits, 2-14 ClrWDTExp bits, 2-14 RstWDT bits, 2-14

D

DDK (NI Measurement Hardware Driver Development Kit), 3-1 programming your device without, 3-1
Declaration of Conformity (NI resources), A-1 diagnostic tools (NI resources), A-1
DN bits, IO Port Data register, 2-4 drivers (NI resources), A-1

E

examples (NI resources), A-1

F

FEE(*N*) bits, Falling Edge Sensitivity Configuration registers, 2-7FI(*N*) bits, Filter Interval 32-Bit register, 2-18FLE(*N*) bits, Filter Enable registers, 2-8

G

general operation registers, 1-2

I

I(N)/O(N) bits, IO Select registers, 2-5
ID(N) bits, ID register, 2-13
industrial DIO feature set change detection, *vii* digital filtering, *vii* programmable power-up states, *vii* watchdog timer, *vii*instrument drivers (NI resources), A-1
interrupts, 3-1

K

KnowledgeBase, A-1

М

Master Interrupt Control Register Edge Interrupt Enable bits, 2-16 Falling Edge IntEnable bits, 2-16 Master Interrupt Enable bits, 2-16 OverFlow Enable bits, 2-16 Rising Edge IntEnable bits, 2-16 WDT Exp IntEnable bits, 2-16

Ν

National Instruments support and services. A-1 NI Measurement Hardware Driver Development Kit (DDK), 3-1 programming your device without, 3-1 NI support and services, A-1 non-recurring registers Automatic Clock Selection register, 2-19 Change Status register, 2-15 Clear register, 2-14 Filter Interval 32-Bit register, 2-18 ID register, 2-13 Master Interrupt Control register, 2-16 Revision register, 2-17 table. 2-2 Watchdog Timer Expire Status register, 2-21 Watchdog Timer Software Timeout Enable register, 2-20 Watchdog Timer Timeout Interval register, 2-22

Ρ

PCI bus initializing, 3-2 example, 3-3 PCI Interface, 1-2 programming examples, 3-1 *See also* NI Measurement Hardware Driver Development Kit (DDK) programming examples (NI resources), A-1

R

recurring port registers Falling Edge Sensitivity Configuration registers, 2-7 Filter Enable registers, 2-8 IO Port Data, 2-4 IO Select registers, 2-5 **Rising Edge Sensitivity Configuration** registers, 2-6 **RTSI Enable registers**, 2-12 Watchdog Timer Enable registers, 2-10 Watchdog Timer High or Low registers, 2-11 Watchdog Timers High-Impedance registers, 2-9 Recurring Port Registers (table), 2-2 REE(N) bits, Rising Edge Sensitivity Configuration registers, 2-6 Rev(N) bits, Revision register, 2-17 **RTSI** configuration registers **RTSI Edge Detection Configuration** register, 2-27 **RTSI Input Route register**, 2-23 **RTSI** Pulse when Edge Detected register, 2-24 **RTSI** Pulse when Watchdog Timer Expires register, 2-25 **RTSI Trigger for Watchdog Timer** register, 2-26 RTSI Configuration Registers (table), 2-3 **RTSI Edge Detection Configuration register** Falling Edge Sensitivity bits, 2-27 Rising Edge Sensitivity bits, 2-27 Synchronous Edge Detect bits, 2-27

RTSI IR(*N*) bits, RTSI Input Route register, 2-23
RTSI PED(*N*) bits, RTSI Pulse when Edge Detected register, 2-24
RTSI PWE(*N*) bits, RTSI Pulse when Watchdog Timer Expires register, 2-25
RTSI Trig(*N*) bits, RTSI Trigger for Watchdog Timer register, 2-26
RTSI_En(*N*) bits, RTSI Enable registers, 2-12

S

software (NI resources), A-1

Т

technical support resources, A-1 training and certification (NI resources), A-1 troubleshooting (NI resources), A-1

W

WDT_En bits, Watchdog Timer Enable registers, 2-10
WDT_TI(*N*) bits, Watchdog Timer Timeout Interval register, 2-22
WDTExpStat bits, Watchdog Timer Expire Status register, 2-21
WDTHIimp bits, Watchdog Timers High-Impedance registers, 2-9
wdtHL(*N*) bits, Watchdog Timer High or Low registers, 2-11
WDTSwToEn bits, Watchdog Timer Software Timeout Enable register, 2-20