COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs. We Sell For Cash We Get Credit We Receive a Trade-In Deal

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.

APEX WAVES

Bridging the gap between the manufacturer and your legacy test system.

1-800-915-6216
 www.apexwaves.com
 sales@apexwaves.com

 \bigtriangledown

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote CLICK HERE PXIe-6556

NI PXIe-6556 Specifications

200 MHz Digital Waveform Generator/Analyzer with PPMU

このドキュメントには、日本語ページも含まれています。

This document provides the specifications for the NI PXIe-6556 (NI 6556). Specifications are subject to change without notice. For the most recent NI 6556 specifications, visit ni.com/manuals. To access the NI 6556 documentation, including the *NI Digital Waveform Generator/Analyzer Getting Started Guide*, which contains functional descriptions of the NI 6556 signals and the connector pinouts, navigate to **Start»Programs» National Instruments»NI-HSDIO»Documentation**.

Caution The NI 6556 has a maximum operating temperature range of $0 \,^{\circ}$ C to +45 $^{\circ}$ C in all NI PXI Express and hybrid NI PXI Express chassis.



/!\

Hot Surface If the NI 6556 has been in use, it may exceed safe handling temperatures and cause burns. Allow time to cool before removing the NI 6556 from the chassis.



Caution Refer to the *Read Me First: Safety and Electromagnetic Compatibility* document for important safety and electromagnetic compatibility information. To obtain a copy of this document online, visit ni.com/manuals, and search for the document title.



Caution To ensure the specified EMC performance, operate this product only with shielded cables and accessories.



Caution To ensure specified EMC performance, you must install PXI EMC Filler Panels, National Instruments part number 778700-01, in all open chassis slots.



Caution To ensure the specified EMC performance, all I/O cables must be no longer than 3 m (10 ft).



Note All values were obtained using a 1 m cable (SHC68-C68-D4 recommended). Performance specifications are not guaranteed when using longer cables.



Terminology

Maximum and *minimum* specifications are warranted not to exceed these values within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

Typical specifications are unwarranted values that are representative of a majority (3σ) of units within certain operating conditions and include the effects of temperature and uncertainty unless otherwise noted.

Characteristic specifications are unwarranted values that are representative of an average unit operating at room temperature.

Nominal specifications are unwarranted values that are relevant to the use of the product and convey the expected performance of the product.

All specifications are *Typical* unless otherwise noted. These specifications are valid within the operating temperature range. Accuracy specifications are valid within ± 5 °C of self-calibration unless otherwise noted.

Contents

Terminology	. 2
Channel Specifications	.4
Digital Generation Channels (DIO <023>, PFI 1, PFI 2,	
PFI 4, and PFI 5)	. 5
Digital Acquisition Channels (DIO <023>, PFI 1, PFI 2,	
PFI 4, and PFI 5)	
PPMU Channels (DIO <023>, PFI 1, PFI 2, PFI 4, and PFI 5)	.7
General PFI Channels (PFI 0, PFI 3, and PFI <2431>)	. 15
EXTERNAL FORCE and EXTERNAL SENSE Channels	. 16
CAL Channels	. 16
Timing Specifications	. 17
Sample Clock	. 17
Generation Timing (Data, DDC CLK OUT,	
and PFI <03> Channels)	
Generation Provided Setup and Hold Times	
Acquisition Timing (Data, STROBE, and PFI <03> Channels)	
Setup and Hold Times to STROBE	
CLK IN (SMA Jack Connector)	. 29
PFI 5 as STROBE (DDC Connector)	
PXIe_DStarA (PXI Express Backplane)	
CLK OUT (SMA Jack Connector)	
PFI 4 as DDC CLK OUT (DDC Connector)	
Reference Clock (PLL)	
Waveform Specifications	. 33
Memory and Scripting	. 33
Triggers (Inputs to the NI 6556)	. 36
Events (Generated from the NI 6556)	
Miscellaneous	
Power	
Physical	. 39
I/O Panel Connectors	. 39
Software	. 40
Environment	.41
Safety	. 42
Electromagnetic Compatibility	. 42
CE Compliance	
Online Product Certification	. 43
Environmental Management	. 43
Where to Go for Support	. 44

Channel Specifications

Specification	Value	Comments
Number of data channels	24, per pin parametric measurement unit (PPMU) enabled	All data channels have pattern memory.
Direction control of data channels	Per channel	
Number of programmable function interface (PFI) channels	4 PPMU-enabled PFI channels: PFI 1, PFI 2, PFI 4/DDC CLK OUT, and PFI 5/STROBE 10 general PFI channels: PFI 0, PFI 3, and PFI <2431>	Refer to the <i>Waveform</i> <i>Specifications</i> section for more details.
Direction control of PFI channels	Per channel	
Number of clock terminals	4 input 2 output	Refer to the <i>Timing</i> <i>Specifications</i> section for more details.
Number of remote sense channels	28	All PPMU-enabled channels have remote sense capability.

Digital Generation Channels (DIO <0..23>, PFI 1, PFI 2, PFI 4, and PFI 5)



Note These features are controlled independently per channel.

Specification	Va	lue	Comments
Generation signal type	Single-ended, ground reference	—	
Programmable generation voltage levels	Drive Voltage High Level (V_{OL} Drive Voltage Low Level (V_{OL} Drive Tristate (V_{TT})		
Generation voltage range	-2 V to 6 V (default) or -1 V t	o 7 V	Software- selectable.
Generation voltage resolution	122 µV	_	
DC generation	±5 °C of Self-Calibration	±15 °C of Self-Calibration	Maximum
voltage accuracy	±11 mV	±16 mV	accuracy when operating within the specified self-calibration temperature range.
Generation voltage swing	400 mV to 8.0 V		Into a 1 $M\Omega$ load. Power limitations may restrict the number of channels toggling at full voltage swing.
Output impedance	50 Ω		Nominal.

Specification	Value	Comments
Maximum allowed DC drive strength per channel	±35 mA	Nominal. Do <i>not</i> exceed the maximum power limit of the device.
Data channel tristate control	Per channel, per cycle	Software- selectable and hardware- timed.
Channel power-on state	Drivers disabled, high impedance	—
Output protection	The device can indefinitely sustain a short to any voltage between -3 V and 8.5 V provided that you observe the maximum drive strength limitations.	

Digital Acquisition Channels (DIO <0..23>, PFI 1, PFI 2, PFI 4, and PFI 5)



Note These features are controlled independently per channel.

Specification	Value	Comments
Acquisition signal type	Single-ended, ground referenced	
Programmable acquisition voltages	Compare Voltage High Threshold (V _{IH}) Compare Voltage Low Threshold (V _{IL}) Termination Voltage (V _{TT})	_
Acquisition voltage threshold range	-2 V to 7 V	_
Acquisition and termination voltage resolution	122 μV	_

Specification	Va	lue	Comments
Termination voltage range	-2 V to 6 V (default) or -1 V	to 7 V	—
DC	±5 °C of Self-Calibration	±15 °C of Self-Calibration	Maximum
acquisition voltage threshold	$(V_{IL}) = \pm 25 \text{ mV}$ $(V_{IH}) = \pm 25 \text{ mV}$	$(V_{IL}) = \pm 28 \text{ mV}$ $(V_{IH}) = \pm 28 \text{ mV}$	accuracy when operating within the specified
accuracy	$(V_{IT}) = \pm 11 \text{ mV}$	$(V_{\rm IH}) = \pm 28 \text{ mV}$ $(V_{\rm TT}) = \pm 16 \text{ mV}$	self-calibration temperature range below 6.8 V.
Minimum detectable voltage swing	50 mV		—
Input impedance	High-impedance or 50 Ω term	inated into V _{TT}	Software- selectable.
High impedance leakage	±10 nA	Maximum.	
Input protection	The device can indefinitely substween –3 V and 8.5 V, provint maximum drive strength limits	ded that you observe the	

PPMU Channels (DIO <0..23>, PFI 1, PFI 2, PFI 4, and PFI 5)



Note These features are controlled independently per channel.

Specification	Value	Comments
PPMU signal type	Single-ended, ground referenced	Referenced to the ground pins on the VHDCI connector.
Programmable states	Force voltage (FV) Force current (FI) Voltage clamp high (V _{CHI}) Voltage clamp low (V _{CLO})	Clamp voltages are only active when forcing current.




Figure 1. Characteristic Quadrant Behavior by Current Range

Specification		Comments				
Force voltage	Ranges	Resolution	within of S	racy ±5 °C Self- ration	Accuracy within ±15 °C of Self- Calibration	Maximum accuracy at the sense location.
	-2 V to 6 V (default) -1 V to 7 V	122 μV	±11 mV		±16 mV	
Force voltage	Cu	rrent Range		Se	ttling Time	Settled to 1%
settling time		2 μΑ			150 µs	of the final value. 1 V
		8 μΑ			75 µs	steps with 50% of the
	32 µA,	128 µA, 512 µ	ιA	40 µs		current range
		2 mA	45 μs			load into 100 pF.
	8 mA			55 µs		
		32 mA			60 µs	
Load	Current Range			C	apacitance	These values
capacitance		2 μΑ			1 nF	represent the allowed load
		8 μΑ		1 nF		capacitance
	32 µA				1 nF	through a 1 m SHC68-C68-
		128 µA			1 nF	D4 cable to ensure a
		512 µA			4.7 nF	well-behaved
	2 mA			10 nF	transient response.	
		8 mA			47 nF	L
		32 mA			100 nF	

Characteristic Step Response




Figure 2. Characteristic Step Response into a Capacitive Load in the 2 μA Range




Figure 3. Characteristic Step Response into a Capacitive Load in the 512 μA Range




Figure 4. Characteristic Step Response into a Capacitive Load in the 32 mA Range

Specification	Value				Comments	
Force current	Current Range Resolution					Nominal.
resolution		±2 μA			60 pA	
		±8 µA			240 pA	
		±32 μA			980 pA	
		±128 μA			3.9 nA	
		±512 μA			15.6 nA	
		±2 mA			60 nA	
		±8 mA			240 nA	
		±32 mA			980 nA	
Force current accuracy		uracy within ± Self-Calibrati			cy within ±15 °C of lf-Calibration	Maximum.
		1% of range	;	1	1.3% of range	-
Force current voltage clamps			ht Accuracy within ±15 °C of Current Range Resolution Self-Calibration			Maximum. Voltage clamps
	V _{CLO}	-2 V to 6 V	122	2μV	±100 mV	begin to conduct
	V _{CHI}	-1 V to 7 V				within
	Note: (V _{CHI} – V _{CLO}) >	> 1 V			700 mV of the programm- able voltage level.
Aperture time range	4 μs to	o 65 ms				_
Aperture time resolution	4 μs					_
Measure voltage		Range	Reso	lution	Accuracy within ±15 °C of Self-Calibration	Maximum accuracy at the sense
	-2	V to 7 V	228	βµV	±3 mV	location with one 60 Hz PLC aperture.




Figure 5.	Typical	Voltage	Measurement	Noise fo	or Given	Aperture T	imes
-----------	---------	---------	-------------	----------	----------	------------	------

Specification	Value		Comments
Measure	Current Range	Resolution	Nominal.
current resolution	±2 µA	460 pA	
	±8 µA	1.8 nA	
	±32 µA	7.3 nA	
	±128 μA	30 nA	
	±512 μA	120 nA	
	±2 mA	460 nA	
	±8 mA	1.8 µA	
	±32 mA	7.3 μΑ	
Measure current	Accuracy within ±5 °C of Self-Calibration	Accuracy within ±15 °C of Self-Calibration	Maximum accuracy
accuracy	1% of range	1.3% of range	with one 60 Hz PLC aperture.




Figure 6. Typical Current Measurement Noise for Given Aperture Times

Note I_{RMS} Noise is represented by the following equation:

 I_{RMS} Noise = (RMS Noise × Current Range) / 10⁶

For example, 100 ppm on a 32 mA range yields a noise of $3.2 \,\mu A$ RMS.

 $3.2 \,\mu A \,RMS = (100 \,ppm \times 32 \,mA) / 10^6$

Specification	Value	Comments
I/O switch resistance	5.5 Ω	Nominal.
Remote feedback impedance	100 kΩ	Nominal.
Output protection	The device can indefinitely sustain a short to any voltage between -3 V and 8.5 V, provided that you observe the maximum drive strength limitations.	_

General PFI Channels (PFI 0, PFI 3, and PFI <24..31>)

Specification	Value			Comments	
Circuit type	PFI 0 and PFI 3: High-speed I/O circuits			_	
	PFI <2431>: 5V	/ compatible I/0	O circuits		
Generation	Low Voltag	ge Levels	High Vo	ltage Levels	100 µA load.
voltage level	Characteristic	Maximum	Minimum	Characteristic	
	0 V	0.2 V	3.1 V	3.3 V	
Drive	PFI 0 and PFI 3: ±33 mA				
strength	strength PFI <2431>: ±85 mA				
Output impedance	50 Ω			Nominal.	
Output protection	The device can indefinitely sustain a short to any voltage between 0 V and 5 V.			_	
Acquisition	Low Voltage Thresholds High Voltage Thresholds			Nominal.	
voltage level	0.8 V 2 V				
Input	PFI 0 and PFI 3:	-1 V to 5 V			Maximum.
protection	protection PFI <2431>: -1 V to 6.5 V				

EXTERNAL FORCE and EXTERNAL SENSE Channels



Note These specifications are valid for the EXTERNAL FORCE and EXTERNAL SENSE channels on the AUX I/O connector or on the REMOTE SENSE connector. The AUX I/O connector is available only on NI 6556 devices.

Specification	Value	Comments
Direction	EXTERNAL FORCE: input to the device	—
	EXTERNAL SENSE: output from the device	
Analog	EXTERNAL FORCE: 3 MHz	Characteristic
bandwidth	EXTERNAL SENSE: 30 kHz	with a single channel
		connected.
Range	-2 V to 7 V	—
Maximum current	±32 mA	Valid for EXTERNAL FORCE only.
Input protection	The device can indefinitely sustain a short to any voltage between -3 V and 8.5 V, provided that you observe the maximum drive strength limitations.	

CAL Channels

N

Note These specifications are valid for the CAL channel on the AUX I/O connector and on the REMOTE SENSE connector. The AUX I/O connector is available only on NI 6556 devices.

Specification	Value	Comments
Direction	Output from the NI 6556 during external calibration. This channel is in a high-impedance or undriven state during normal operation.	
Voltage level	5 V	Nominal.
Drive strength	1 mA	Maximum allowed. Sourcing only.

Sample Clock

Specification	Value	Comments
Sample clock sources	 On Board Clock CLK IN (SMA jack connector) PXIe_DStarA (PXI Express backplane) STROBE (Digital Data & Control (DDC) connector; acquisition only) 	_
On Board Clock frequency range	800 Hz to 200 MHz	_
On Board Clock frequency resolution	<0.1 Hz	NI-HSDIO may be queried for the programmed frequency value.
On Board Clock frequency accuracy	±150 ppm	Nominal. Accuracy may be increased by using a higher performance external Reference clock.
CLK IN frequency range	20 kHz to 200 MHz	Refer to the CLK IN (SMA Jack Connector) section for restrictions based on waveform type.

Specification	Value	Comments
PXIe_DStarA frequency range	800 Hz to 200 MHz	Refer to the <i>PXIe_DStarA</i> (<i>PXI Express</i> <i>Backplane</i>) section for more information.
STROBE frequency range	800 Hz to 200 MHz	Refer to the <i>PFI 5 as</i> <i>STROBE(DDC</i> <i>Connector)</i> section for more information.
Sample clock relative delay adjustment range	±5 ns	To align multiple devices, apply a delay or phase
Sample clock relative delay adjustment resolution	3.125 ps	adjustment to the On Board Clock.
Exported Sample clock destinations	 DDC CLK OUT (DDC connector) CLK OUT (SMA jack connector) 	Internal Sample clocks with sources other than STROBE can be exported.
Exported Sample clock offset range (t _{CO})	0 ns to 2.4 ns	Software programmable.
Exported Sample clock offset resolution (t _{CO})	13 ps	

Specification	Va	lue	Comments
Exported Sample clock offset accuracy (t _{CO})	±200 ps		Software programmable.
Exported	Minimum	Maximum	3.3 V at
Sample clock duty cycle (DDC CLK OUT)	42%	55%	maximum clock rate (200 MHz). Not including the effects of system crosstalk.
Exported Sample clock period jitter	24 ps _{rms}		Characteristic; using On Board Clock.




Figure 7. Characteristic Period Jitter (RMS) versus Frequency

Generation Timing (Data, DDC CLK OUT, and PFI <0..3> Channels)

Specification	Value	Comments
Maximum data rate per channel	200 Mbps Supported for all logic families	—
Maximum data channel toggle rate	3.3 V swing: 100 MHz 5 V swing: 50 MHz	Toggle rates exceeding these values may invalidate CE certifications. Refer to the <i>Electromagnetic</i> <i>Compatibility</i> section for more information.

Figure 8 shows an eye diagram of a 200 Mbps pseudorandom bit sequence (PRBS) waveform at 3.3 V. This waveform was captured on a characteristic DIO channel at room temperature into high-impedance.




Figure 8. Characteristic Eye Diagram at 3.3 V

Figure 9 shows an eye diagram of a 200 Mbps PRBS waveform at 0.4 V. This waveform was captured on a characteristic DIO channel at room temperature into high-impedance.




Figure 9. Characteristic Eye Diagram at 0.4 V $\,$

Specification	Va	lue	Comments
Data channel-to- channel skew	Characteristic: ±300 ps Maximum: ±600 ps		Skew across all data channels and voltage levels. The maximum value includes temperature effects. Within ± 15 °C of self- calibration.
Data position modes	Sample clock rising edge Sample clock falling edge Delay from Sample clock risin	g edge	—
Generation	On Board Clock	External Clock	_
data delay frequency	All supported frequencies	Frequencies ≥ 20 MHz	

Specification	Value	Comments
Generation data delay range	-1 to 2 Sample clock cycles, expressed as a fraction of the Sample clock period	The sum of data delay and data deskew
Generation data deskew range	-2 to 3 Sample clock cycles, expressed as a time in seconds	may not exceed -2 to 3 Sample clock cycles.
Generation data delay and data deskew resolution	30 ps	Nominal.
Generation data delay and data deskew linearity accuracy	TBD	—
Time delay from Sample clock (internal) to DDC connector (t _{SCDDC})	TBD	

Generation Provided Setup and Hold Times

Exported Sample Clock	Minimum Provided Setup	Minimum Provided Hold
Offset (t _{PCO})	Time (t _{PSU})	Time (t _{PH})
Software-programmable	$t_P - t_{CO} - 900 \text{ ps}$	t _{CO} – 600 ps

Compare the setup and hold times from the datasheet of your device under test (DUT) to the values in the table above. The provided setup and hold times must be greater than the setup and hold times required for the DUT. If you require more setup time, configure your exported Sample clock mode to Inverted and/or delay your clock or data relative to the Sample clock.

Refer to Figure 10 for a diagram illustrating the relationship between the exported Sample clock mode and the provided setup and hold times.

Notes: This table assumes the data position is set to Sample clock rising edge and the noninverted Sample clock is exported to the DDC connector with t_{CO} programmed using exported Sample clock offset.

This table includes worst-case effects of channel-to-channel skew and intersymbol interference.




Figure 10. Generation Provided Setup and Hold Times Timing Diagram



Note Provided setup and hold times account for maximum channel-to-channel skew and jitter.





Figure 11. Generation Timing Diagram

Acquisition Timing (Data, STROBE, and PFI <0..3> Channels)

Specification	Value	Comments
Maximum data rate per channel	200 Mbps	_
Channel-to- channel skew	±300 ps	Maximum skew across all data channels set to the same voltage levels and overdrive. Within ±15 °C of self-calibration.







Note Timing calibration executes with 1.25 V of overdrive.

Specification	Value		Comments
Data position modes	Sample clock rising edge Sample clock falling edge		
	Delay from Sample clock rising e	edge	
Acquisition	On Board Clock	External Clock	
data delay and deskew frequency	All supported frequencies	Frequencies ≥ 20 MHz	
Acquisition data delay range	-1 to 2 Sample clock cycles expression Sample clock period.	essed as a fraction of the	The sum of data delay and data deskew
Acquisition data deskew range	-2 to 3 Sample clock cycles expressed as a time in seconds.		may not exceed -2 to 3 Sample clock cycles.
Acquisition data delay and data deskew resolution	30 ps		_
Acquisition data delay and data deskew linearity accuracy	TBD		_
Setup time to sample clock (t _{susc})	TBD		Nominal; does not include channel-to-
Hold time to sample clock (t _{HSC})	TBD		channel skew, t _{DDCSC} , or t _{SCDDC} .
Time delay from DDC connector to internal sample clock (t _{DDCSC})	TBD		Nominal.

Setup and Hold Times to STROBE

Hold Time to STROBE (t _{HS})		Setup Time to	STROBE (t _{sus})
f < 20 MHz	$f \ge 20 \text{ MHz}$	f < 20 MHz	$f \ge 20 \text{ MHz}$
1.85 ns	1.50 ns	3.12 ns	1.13 ns

Includes maximum data channel-to-channel skew, but does not include system crosstalk. 1.65 V overdrive on all channels. Overall performance may vary with system crosstalk performance.

Refer to Figure 13 for a diagram illustrating the relationship between the exported Sample clock mode and the setup and hold times to STROBE.




Figure 13. Acquisition Timing Diagram Using STROBE as the Sample Clock




Figure 14. Acquisition Timing Diagram with Sample Clock Sources Other than STROBE

CLK IN (SMA Jack Connector)

Specification	Value				Comments
Direction	Input into device			—	
Destinations		 Reference clock—for the phase lock loop (PLL) Sample clock 			_
Input coupling	AC				_
Input protection	±10 VDC				Nominal.
Input impedance	50 Ω (default)	or 1 kΩ			Software- selectable; Nominal.
Minimum detectable pulse width	2 ns			—	
Clock requirements	Clock must be	Clock must be continuous and free-running.			—
Clock ranges		Squar	re Waves		Nominal
	Voltage range	300 mV _{pp} to 5	.5 V _{pp}		= 3 dB cutoff point at 125 MHz
	Frequency range	20 kHz to 200	MHz		when using $1 k\Omega$ input
	Duty cycle range	40% to 60%			impedance.
		Sine	Waves		_
	Minimum voltage	630 mV _{pp} (0 dBm)	1.265 V _{pp} (6 dBm)	2.53 V _{pp} (12 dBm)	
	Maximum voltage	5.5 V _{pp}			
	Minimum frequency	10 MHz	5 MHz	2.5 MHz	
	Maximum frequency	200 MHz			

PFI 5 as STROBE (DDC Connector)

Specification	Value	Comments
Direction	Input to device	—
Electrical characteristics	Refer to the <i>Digital Acquisition Channels (DIO <023>, PFI 1, PFI 2, PFI 4, and PFI 5)</i> specifications in the <i>Channel Specifications</i> section.	
Destinations	Sample clock (acquisition only)	—
STROBE frequency range	800 Hz to 200 MHz	
STROBE duty cycle range	40% to 60% for clock frequencies \ge 20 MHz 25% to 75% for clock frequencies < 20 MHz Note : STROBE duty cycle is corrected to 50% at frequencies \ge 20 MHz.	At the programmed voltage input high (V_{IH}) threshold.
Minimum detectable pulse width	2 ns	
Clock requirements	Clock must be continuous and free-running.	

30

PXIe_DStarA (PXI Express Backplane)

Specification	Value	Comments
Direction	Input to device	—
Destinations	 Reference clock—for the phase lock loop (PLL) Sample clock 	—
PXIe_DStarA frequency range	800 Hz to 200 MHz	_
PXIe_DStarA duty cycle range	40% to 60%	
Clock requirements	Clock must be continuous and free-running.	—

CLK OUT (SMA Jack Connector)

Specification	Value				Comments
Direction	Output from dev	Output from device			—
Sources	 Sample clock (excluding STROBE) Reference clock (PLL) 			—	
Generation	Low Voltag	Low Voltage Levels High Voltage Levels			
voltage level	Characteristic	Maximum	Minimum	Characteristic	
	0 V	0.2 V	3.1 V	3.3 V	
Drive strength	±33 mA				—
Output impedance	50 Ω			Nominal.	
Output protection	The device can in between 0 V and	•	tain a short to	any voltage	—

PFI 4 as DDC CLK OUT (DDC Connector)

Specification	Value	Comments
Direction	Output from device	—
Sources	Sample clock (generation only)	STROBE and acquisition Sample clock cannot be routed to DDC CLK OUT.
Electrical characteristics	Refer to the <i>Digital Generation Channels (DIO <023>,</i> <i>PFI 1, PFI 2, PFI 4, and PFI 5)</i> specifications in the <i>Channel</i> <i>Specifications</i> section.	—

Reference Clock (PLL)

Specification	Value	Comments
Reference clock sources	 PXI_CLK100 (PXI Express backplane) CLK IN (SMA jack connector) PXIe_DStarA (PXI Express backplane) None (internal oscillator locked to an internal reference) 	Provides the reference frequency for the PLL.
Reference clock frequency range	5 MHz to 100 MHz (integer multiple of 1 MHz)	_
Reference clock frequency accuracy	±5,000 ppm	Minimum required accuracy of the external Reference clock source.
Lock time	25 ms	Maximum, not including software latency.

Specification	Value	Comments
Reference clock duty cycle range	40% to 60%	_
Reference clock destinations	CLK OUT (SMA jack connector)	

Waveform Specifications

Memory and Scripting

Specification	Va	lue	Comments
Memory architecture	The NI 6556 uses the Synchron (SMC) technology in which wa onboard memory. Parameters su instructions, maximum number number of samples (S) available flexible and user-defined.	Refer to the Onboard Memory section in the NI Digital Waveform Generator/ Analyzer Help for more information.	
Onboard .	NI part number: 781949-01	NI part number: 781949-02	Maximum
memory size (generation and acquisition)	8 Mbit/channel	64 Mbit/channel	limit for generation sessions assumes no scripting instructions.
Generation modes	Single-waveform mode : Generate a single waveform one	—	
	Scripted mode: Generate a simple or complex s scripts to describe the waveform in which the waveforms are ger waveforms are generated, and he triggers.		

Specification		Va	lue		Comments
Generation		Sample Rate		Sample rate	
minimum waveform	Configuration	200 1	MHz	100 MHz	dependent. Increasing
size in	Single waveform	1	S	1 S	sample rate
samples (S)	Continuous waveform	128	8 S	64 S	increases minimum waveform size
	Stepped sequence	128	8 S	64 S	requirement. For more
	Burst sequence	105	6 S	512 S	information about these configurations, refer to the <i>Common</i> <i>Scripting Use</i> <i>Cases</i> topic in the <i>NI Digital</i> <i>Waveform</i> <i>Generator/</i> <i>Analyzer Help.</i>
Generation finite repeat count	1 to 16,777,216				
Generation	Data Width =	= 4	Da	ta Width = 2	
waveform quantum	1 sample			2 samples	1

Specification	Val	ue	Comments
Generation	Data width = 4	Data width = 2	Regardless of
waveform block size (in physical memory)	32 samples	64 samples	waveform size, NI-HSDIO allocates waveforms in blocks of physical memory.
Acquisition minimum record size	1 sample		Regardless of waveform size, NI-HSDIO allocates at least 640 bytes for a record.
Acquisition record quantum	1 sample		—
Acquisition maximum number of records	2,147,483,647		Session should fetch fast enough so that unfetched data is not overwritten.
Acquisition number of pre-Reference trigger samples	0 up to full record		_
Acquisition number of post- Reference trigger samples	0 up to full record		
Hardware compare error FIFO depth	4,094		_

Specification	Value	Comments
Hardware compare number of unique enable states	255	_
Hardware compare maximum speed	200 MHz	_

Triggers (Inputs to the NI 6556)

Specification	Value	Comments
Trigger types	1. Start trigger	
	2. Pause trigger	
	3. Script trigger <03> (generation sessions only)	
	4. Reference trigger (acquisition sessions only)	
	5. Advance trigger (acquisition sessions only)	
	6. Stop Trigger (generation sessions only)	
Sources	1. PFI 0 (SMA jack connector)	_
	2. PFI <13> (DDC connector)	
	3. PFI <2431> (DDC connector)	
	4. PXI_TRIG<07> (PXI Express backplane)	
	5. Pattern match (acquisition sessions only)	
	6. Software (user function call)	
	7. Disabled (do not wait for a trigger)	
Trigger	1. Start trigger (edge detection: rising or falling)	_
detection	2. Pause trigger (level detection: high or low)	
	 Script trigger <03> (edge detection: rising or falling; level detection: high or low) 	
	4. Reference trigger (edge detection: rising or falling)	
	5. Advance trigger (edge detection: rising or falling)	
	6. Stop Trigger (edge detection: rising or falling)	

Specification		Va	lue		Comments
Minimum required trigger pulse width	TBD				_
Destinations	 PFI 0 (SMA jack connectors) PFI <13> (DDC connector) PFI <2431> (DDC connector) PXI_TRIG<06> (PXI Express backplane) 			Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported.	
Trigger rearm time	Start to Reference Trigger	Start to Advance Trigger	Advance to Advance Trigger	Reference to Reference Trigger	Maximum number of samples.
	TBD	TBD	TBD	TBD	
Delay from	Generatio	n Sessions	Acquisitio	on Sessions	Maximum;
Pause trigger to Pause state and Stop trigger to Done state	TBD		Synchronous v	vith the data	Use the Data Active event during generation to determine on a sample by sample basis when the device enters the Pause or Done states.
Delay from trigger to digital data output	TBD				Maximum; Start trigger and Script triggers.

Events (Generated from the NI 6556)

Specification	Value	Comments
Event type	 Marker <02> (generation sessions only) Data Active event (generation sessions only) Ready for Start event Ready for Advance event (acquisition sessions only) End of Record event (acquisition sessions only) 	_
Destinations	 PFI 0 (SMA jack connectors) PFI <13> (DDC connector) PFI <2431> (DDC connector) PXI_TRIG<06> (PXI Express backplane) 	Each event can be routed to any destination, except the Data Active event. The Data Active event can only be routed to the PFI channels.
Marker time resolution (placement)	Markers can be placed at any sample.	-

Miscellaneous

Specification	Value	Comments
Warm-up time	30 minutes	From driver loaded.
External calibration interval	1 year	_

Power

Specification	12 V	3.3 V	Total Power	Comments
Maximum allowed current	5.2 A	5.7 A	—	Maximum allowed power
Maximum allowed device power	_		76 W	before device shut down requiring reset of the device.
3.3 V swing at 200 Mbps	4.5 A	4.1 A	67.5 W	Typical results are
5.0 V swing at 100 Mbps	4.3 A	4.0 A	64.8 W	commensurate with an aggressive user application using all data channels into a high-impedance load with active loads disabled across temperature.
8.0 V swing at 50 Mbps	4.3 W	3.8 W	64.1 W	

Physical

Specification	Value	Comments
Dimensions	$21.6 \times 2.0 \times 13.0$ cm	—
	Dual 3U CompactPCI Express slot; PXI Express compatible	
Weight	28 oz (793 g)	—

I/O Panel Connectors

Label	Function(s)	Connector Type
CLK IN	External Sample clock, external Reference clock.	SMA jack
PFI 0	Events, triggers.	SMA jack
CLK OUT	External Sample clock, exported Reference clock.	SMA jack

Label	Function(s)	Connector Type
AUX I/O	External force, external sense, and analog calibration.	Combicon
Digital Data & Control (DDC)	Digital data channels, PPMU channels, exported Sample clock, STROBE, events, triggers.	68-pin VHDCI
REMOTE SENSE	PPMU remote sensing channels, external force, external sense, and analog calibration.	68-pin VHDCI

Software

Specification	Value	Comments
Driver software	NI-HSDIO driver software 1.8 or later. NI-HSDIO allows you to configure and control the NI 6556. NI-HSDIO provides application interfaces for many development environments. NI-HSDIO follows IVI application programming interface (API) guidelines.	—
Application software	 NI-HSDIO provides programming interfaces for the following application development environments (ADEs): National Instruments LabVIEW National Instruments LabWindows[™]/CVI[™] Microsoft Visual C/C++ 	Refer to the <i>NI-HSDIO</i> <i>Instrument</i> <i>Driver Readme</i> for more information about supported ADE versions.
Test panel	National Instruments Measurement & Automation Explorer (MAX) provides test panels with basic acquisition and generation functionality for the NI 6556. MAX is included on the NI-HSDIO driver CD.	_

Environment



Note To ensure that the NI 6556 cools effectively, follow the guidelines in the *Maintain Forced Air Cooling Note to Users* included with the NI 6556. The NI 6556 is intended for indoor use only.

Specification	Value	Comments
Operating temperature	0 to +45 °C in all NI PXI Express and hybrid NI PXI Express chassis. (Meets IEC-60068-2-2.)	
Operating relative humidity	10% to 90% relative humidity, noncondensing (Meets IEC 60068-2-56.)	
Altitude	2,000 m at 25° C ambient temperature	_
Pollution Degree	2	_
Storage temperature	-20 to +70 °C (Meets IEC-60068-2-2.)	_
Storage relative humidity	5% to 95% relative humidity, noncondensing (Meets IEC 60068-2-56.)	
Operating shock	30 g, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	_
Storage shock	50 g, half-sine, 11 ms pulse (Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	
Operating vibration	5 Hz to 500 Hz, 0.3 g _{rms} (Meets IEC 60068-2-64.)	
Storage vibration	5 Hz to 500 Hz, 2.46 g _{rms} (Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.)	_

Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions

Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11) Class A equipment is intended for use only in heavy-industrial locations.



Note Group 1 equipment (per CISPR 11) is any individual, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



R

Note For EMC declarations and certifications, refer to the *Online Product Certification* section of this document.

CE Compliance $\zeta \in$

This product meets the essential requirements of applicable European Directives as follows:

- 2006/95/EC; Low-Voltage Directive (safety)
- 2004/108/EC; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

To obtain product certifications and the Declaration of Conformity for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

X

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *NI and the Environment* Web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)

EU Customers At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/weee.

电子信息产品污染控制管理办法 (中国 RoHS)

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。
 关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs_china。
 (For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Where to Go for Support

The National Instruments Web site is your complete resource for technical support. At ni.com/support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. For telephone support in the United States, create your service request at ni.com/support and follow the calling instructions or dial 512 795 8248. For telephone support outside the United States, visit the Worldwide Offices section of ni.com/niglobal to access the branch office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

CVI, LabVIEW, National Instruments, NI, ni.com, the National Instruments corporate logo, and the Eagle logo are trademarks of National Instruments Corporation. Refer to the *Trademark Information* at ni.com/trademarks for other National Instruments trademarks. The mark LabWindows is used under a license from Microsoft Corporation. Windows is a registered trademark of Microsoft Corporation in the United States and other countries. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: **Help>Patents** in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. Refer to the *Export Compliance Information* at ni.com/legal/ export_compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data.