COMPREHENSIVE SERVICES

We offer competitive repair and calibration services, as well as easily accessible documentation and free downloadable resources.

SELL YOUR SURPLUS

We buy new, used, decommissioned, and surplus parts from every NI series. We work out the best solution to suit your individual needs.

Sell For Cash Get Credit Receive a Trade-In Deal

OBSOLETE NI HARDWARE IN STOCK & READY TO SHIP

We stock New, New Surplus, Refurbished, and Reconditioned NI Hardware.



Bridging the gap between the manufacturer and your legacy test system.

0

1-800-915-6216



www.apexwaves.com

sales@apexwaves.com

All trademarks, brands, and brand names are the property of their respective owners.

Request a Quote



PCI-5412

NI PXI/PCI-5412 Specifications

14-Bit 100 MS/s Arbitrary Waveform Generator

このドキュメントには、日本語ページも含まれています。

This document lists specifications for the NI PXI/PCI-5412 arbitrary waveform generator. Unless otherwise noted, the following conditions were used for each specification:

- Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50 Ω .
- Low-gain amplifier path set to 2 Vpk-pk, and high-gain amplifier path set to 12 Vpk-pk.
- Sample clock set to 100 megasamples per second (MS/s).

Specifications describe the warranted, traceable product performance over ambient temperature ranges of 0 $^{\circ}$ C to 55 $^{\circ}$ C, unless otherwise noted.

Typical values describe useful product performance beyond specifications that are not covered by warranty and do not include guardbands for measurement uncertainty or drift. Typical values may not be verified on all units shipped from the factory. Unless otherwise noted, typical values cover the expected performance of units over ambient temperature ranges of 23 ± 5 °C with a 90% confidence level, based on measurements taken during development or production.

Nominal values (or supplemental information) describe additional information about the product that may be useful, including expected performance that is not covered under specifications or typical values. Nominal values are not covered by warranty.

Specifications are subject to change without notice. For the most recent NI 5412 specifications, visit ni.com/manuals.

To access all the NI 5412 documentation, navigate to **Start»All Programs»National Instruments»NI-FGEN»Documentation**.



Caution The protection provided by this product may be impaired if it used in a manner not specified in this document.



Hot Surface If the NI 5412 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5412 to cool before removing it from the chassis.



Contents

CH 0	3
Sample Clock	3
Onboard Clock	11
Phase-Locked Loop (PLL) Reference Clock	11
Physical1	12
Front Panel	13
CLK IN	14
PFI 0 and PFI 1	14
TClk Specifications	16
Start Trigger	17
Markers1	18
Arbitrary Waveform Generation Mode1	19
Calibration	22
Power	22
Software	23
Environment	24
NI PXI-5412 Environment.	24
NI PCI-5412 Environment	25
Compliance and Certifications	25
Safety	25
Electromagnetic Compatibility (EMC)	26
CE Compliance	26
Online Product Certification	26
Environmental Management	26
Worldwide Support and Services	27


CH 0 (Channel 0 Analog Output, Front Panel Connector)

Specification			Comments				
Number of Channels	1	_					
Connector	SMB (jack)				_		
Output Voltage	Characteristi	ics					
Output Paths	provides ful 5.64 mVpk- the low-gair when the ma the value of	The software-selectable main output path setting provides full-scale voltages from 12.00 Vpk-pk to 5.64 mVpk-pk into a 50Ω load. NI-FGEN uses either the low-gain amplifier or the high-gain amplifier when the main output path is selected, depending on the value of the Gain property or NIFGEN ATTR GAIN attribute.					
DAC Resolution	14 bits				_		
Amplitude and	Offset						
Amplitude Range			Amplitude	e (Vpk-pk)	Amplitude values assume		
Kange	Path	Load	Minimum Value	Maximum Value	the full scale of the DAC is		
	Low- Gain	50 Ω	0.00564	2.00	utilized. Create amplitudes		
	Amplifier	1 kΩ	0.0107	3.81	smaller than the minimum value		
		Open	0.0113	4.00	by using less than the full		
	High- Gain	50 Ω	0.0338	12.0	scale of the DAC. NI-FGEN		
	Amplifier	1 kΩ	0.0644	22.9	compensates for user-specified		
		Open	0.0676	24.0	resistive loads.		
Amplitude Resolution	<0.06% (0.0	_					
Offset Range	Span of ±25 <0.0014% o	n increments	_				

Specification		Comments				
Maximum Outp	Maximum Output Voltage					
Maximum Output	Path	Load	Maximum Output Voltage (V_{pk})	The maximum output voltage		
Voltage	Low-	50 Ω	±1.000	of the NI 5412 is determined		
	Gain Amplifier	1 kΩ	±1.905	by the amplitude range		
	-	Open	±2.000	and the offset		
	High-	50 Ω	±6.000	range.		
	Gain Amplifier	1 kΩ	±11.43			
		Open	±12.00			
Accuracy						
DC Accuracy	$\pm 0.2\%$ of am (within ± 10) $\pm 0.4\%$ of an (0 °C to 55 °C) Note: For Do 2× the gain gain of 8 has has an offset the followin $\pm 0.2\% \times (16$ ± 33.25 mV	Calibrated for high-impedance load.				
AC Amplitude Accuracy	(+2.0% + 1 : (+0.8% + 0	50 kHz sine wave. Signals terminated with high impedance.				
Output Characteristics						
Output Impedance	50 Ω or 75 Ω nominal, software-selectable.			_		
Output Coupling	DC			_		

Specification	Value	Comments	
Output Enable	Software-selectable. When the disabled, the CH 0 output is to a 1 W resistor equal to the selections.	_	
Maximum Output Overload	The CH 0 output can be conn source without sustaining any occurs if the CH 0 output is sindefinitely.	_	
Waveform Summing	The CH 0 output supports way similar paths—specifically, the multiple NI 5412 signal general directly together.	_	
Frequency and	Transient Response		
Bandwidth	20 MHz		-3 dB
Digital Interpolation Filter	Software-selectable finite impfilter. Available interpolation		The digital filter is not available for use for Sample clock rates below 10 MS/s. Refer to the Effective Sample Rate section of the Sample Clock section for more information about the effect of interpolation on sample rates.
Passband	Low-Gain and High-Ga	in Amplifier Paths	With respect to
Flatness	±1.0 dB from DO	50 kHz.	
Pulse Response	Path	All values are	
	Low-Gain Amplifier	High-Gain Amplifier	typical. Measured with
Rise/Fall Time	<20 ns	<20 ns	a 1 m RG-223 cable.
Aberration	<5%	<5%	- 77

Figure 1. Pulse Response, Low-Gain Amplifier Path 50 Ω Load



Specification	Va	Comments				
Suggested Maximum Frequencies for Common Functions						
	F	Path	The minimum			
Function	Low-Gain Amplifier	High-Gain Amplifier	frequency is <1 mHz. The			
Sine	20 MHz	20 MHz	value depends on memory size			
Square	5 MHz	5 MHz	and device			
Ramp	1 MHz	1 MHz	configuration.			
Triangle	1 MHz	1 MHz				
Spectral Charac	eteristics					
Spurious-Free	F	Path	Amplitude			
Dynamic Range (SFDR)* without Harmonics	Low-Gain Amplifier	High-Gain Amplifier	-1 decibel full scale (dBFS). Measured from DC to 50 MHz. All values are			
1 MHz	70 dB	70 dB	typical.			
10 MHz	65 dB	65 dB				
20 MHz	60 dB	60 dB				
Total Harmonic Distortion (THD), 0 °C to 40 °C	E Low-Gain Amplifier	Path High-Gain Amplifier	Amplitude -1 dBFS. Includes the 2 nd through the 6 th			
1 MHz	-59 dBc	-51 dBc	harmonic. All values are			
10 MHz	-52 dBc	-40 dBc	typical.			
20 MHz	-45 dBc	-37 dBc				
* Dynamic range is	* Dynamic range is defined as the difference between the carrier level and the largest spur.					

Specification	Value					Comments		
Spectral Charac	Spectral Characteristics (Continued)							
Average Noise Density		Ampl Ran		Avera	ge Noise I	Density	Average noise density at small	
	Path	Vpk- pk	dB m	$\frac{\text{nV}}{\sqrt{\text{Hz}}}$	dBm/ Hz	dBFS/ Hz	amplitudes is limited by a -148 dBm/Hz	
	Low- Gain	2	10	45	-134	-144	noise floor. All values are	
	High- Gain	12	25.6	251	-119	-145	typical.	

Sample Clock

Specification	Value	Comments
Sample Clock Sources	 Internal, Divide-by-N (N≥ 1) Internal, DDS-based, High-Resolution External, CLK IN (SMB front panel connector) NI PXI-5412: External, PXI star trigger (PXI backplane connector) NI PXI-5412: External, PXI_Trig<07> (PXI backplane connector) NI PCI-5412: External, RTSI<07> 	Refer to the Onboard Clock section for more information about internal clock sources.

Specification		Comments					
Sample Rate Range and Resolution							
Sample Clock Source	Sample Rate R	ange		ample Rate Resolution	_		
Divide-by-N	23.84 S/s to 100	MS/s		le to MS/s)/ N ($\leq 4,194,304$)			
High- Resolution	10 S/s to 100 N	/IS/s	1.06 μ	Hz			
CLK IN	200 kS/s to 105	MS/s	Resolu				
NI PXI-5412 PXI Star Trigger	10 S/s to 105 M	AS/s	extern Extern	nined by al clock source.			
NI PXI-5412 PXI_Trig<07>	10 S/s to 20 MS/s			duty cycle nce 40% to			
NI PCI-5412 RTSI<07>	10 S/s to 20 M	IS/s					
Effective Sample	Rate						
	Sample Rate (MS/s)	Interpol Fact		Effective Sample Rate	Effective Sample Rate =		
	10 S/s to 105 MS/s	1 (O	ff)	10 S/s to 105 MS/s	(Interpolation Factor) × (Sample Rate)		
	12.5 MS/s to 105 MS/s	2		25 MS/s to 210 MS/s			
	10 MS/s to 100 MS/s	4		40 MS/s to 400 MS/s			
	10 MS/s to 8 50 MS/s			80 MS/s to 400 MS/s			
Sample Clock De	Sample Clock Delay Range and Resolution						
Sample Clock Source	Delay Adjustment Range		Delay Adjustment Resolution		_		
Divide-by-N	±1 Sample clock period		<10 ps				
High- Resolution	±1 Sample clock	period		mple clock riod/16,384			

Specification		Comments					
System Phase Noise and Jitter (10 MHz Carrier)							
Device (Sample Clock	-	Phase Noise Bc/Hz) Off	-	System Output Jitter (Integrated from	Specified at 2 × DAC		
Source)	100 Hz	1 kHz	10 kHz	100 Hz to 100 kHz)	oversampling. High-		
NI PXI-5412	-100	-118	-120	<6 ps rms	resolution specifications		
NI PCI-5412	-90	-110	-120	<7 ps rms	vary with sample rate. All values are typical.		
External Sample Clock Input Jitter Tolerance	Cycle-cyc Period jit	All values are typical.					
Exported Sample	e Clock De	stination (Characteri	stics			
Exported Sample Clock Destinations	1. PFI<0 2. NI PX (PXI t) NI PC	Exported Sample clocks can be divided by integer K $(1 \le K \le 1)$					
	Maxi	Maximum Frequency Duty Cycle					
PFI<01>							
NI PXI-5412 PXI_Trig<06>							
NI PCI-5412 RTSI<06>		20 MHz		_			

Onboard Clock (Internal VCXO)

Specification	Value	Comments
Clock Source	Internal sample clocks can either be locked to a Reference clock using a phase-locked loop or be derived from the onboard VCXO frequency reference.	_
Frequency Accuracy	±25 ppm	_

Phase-Locked Loop (PLL) Reference Clock

Specification	Value	Comments
Sources	NI PXI-5412—PXI_CLK10 (PXI backplane connector) NI PCI-5412—RTSI_7 (RTSI_CLK) CLK IN (SMB front panel connector)	The PLL Reference clock provides the reference frequency for the PLL.
Frequency Accuracy	When using the PLL, the frequency accuracy of the NI 5412 is solely dependent on the frequency accuracy of the PLL Reference clock source.	_
Lock Time	≤200 ms	_
Frequency Range	5 MHz to 20 MHz in increments of 1 MHz. Default of 10 MHz. The PLL reference clock frequency must be accurate to ±50 ppm.	_
Duty Cycle Range	40% to 60%	_
Exported PLL Reference Clock Destinations	1. PFI<01> (SMB front panel connectors) 2. NI PXI-5412—PXI_Trig<06> (backplane connector) NI PCI-5412—RTSI<06>	_

Physical


	Value					
Specification	NI PXI-5412	NI PCI-5412	Comments			
Dimensions	3U, One Slot, PXI/cPCI Module 21.6 cm × 2.0 cm × 13.0 cm (8.5 in. × 0.8 in. × 5.1 in.)	34.1 × 2.0 × 10.7 cm (13.4 × 0.8 × 4.2 in.)	_			
Weight	340 g (11 oz)	480 g (17 oz)	_			
Front Panel Con	nnectors					
Label	Function(s)	Connector Type	_			
CH 0	Analog output	SMB (jack)				
CLK IN	Sample clock input and PLL reference clock input.	SMB (jack)				
PFI 0	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)				
PFI 1	Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output.	SMB (jack)				
NI PXI-5412 Or	nly—Front Panel LED Indicator	rs				
Label	Functio	n	For more			
ACCESS	The ACCESS LED indicates the the interface from the NI 5412 t	information, refer to the NI Signal				
ACTIVE	The ACTIVE LED indicates the generation hardware of the NI 5	Generators Help.				
Included Cable						
	1 (NI part number 763541-01), 50 Ω , BNC Male to SMB Plug, RG223/U, Double Shielded, 1 m cable.					



Note NI PXI-5412 modules of revision B or later are equipped with a modified PXI Express-compatible backplane connector. This modified connector allows the NI PXI-5412 to be installed in hybrid slots in a PXI Express chassis. To determine the revision of an NI PXI-5412 module, read the label on the underside of the NI PXI-5412. The label lists an assembly number of the format 192274x-01, where x is the revision.

Front Panel

Figure 2. NI PXI-5412 and NI PCI-5412 Front Panel



CLK IN

(Sample Clock and Reference Clock Input, Front **Panel Connector**)

Specification	Value	Comments
Connector	SMB (jack)	_
Direction	Input	_
Destinations	1. Sample clock	_
	2. PLL reference clock	
Frequency Range	1 MHz to 105 MHz (Sample clock destination and sine waves)	
	200 kHz to 105 MHz (Sample clock destination and square waves)	
	5 MHz to 20 MHz (PLL Reference clock destination)	
Input Voltage Range	Sine wave: 0.65 Vpk-pk to 2.8 Vpk-pk into 50 Ω (0 dBm to +13 dBm)	_
	Square wave: 0.2 Vpk-pk to 2.8 Vpk-pk into 50 Ω	
Maximum Input Overload	±10 V	_
Input Impedance	50 Ω	_
Input Coupling	AC	_

PFI 0 and PFI 1

(Programmable Function Interface, Front Panel Connectors)

Specification	Value	Comments
Connectors	Two SMB (jack)	_
Direction	Bidirectional	_
Frequency Range	DC to 105 MHz	_

Specification	Value	Comments	
As an Input (Trigger)			
Destinations	Start trigger	_	
Maximum Input Overload	-2 V to +7 V	_	
V _{IH}	2.0 V		
V _{IL}	0.8 V		
Input Impedance	1 kΩ		
As an Output (I	Event)		
Sources	1. Sample clock divided by integer K ($1 \le K \le 4,194,304$)	_	
	2. Sample clock timebase (100 MHz) divided by integer M ($2 \le M \le 4,194,304$)		
	3. PLL Reference clock		
	4. Marker		
	5. Exported Start trigger (Out Start Trigger)		
Output Impedance	50 Ω		
Maximum Output Overload	-2 V to +7 V	_	
V_{OH}	Minimum: 2.9 V (open load), 1.4 V (50 Ω load)	Output	
V _{OL}	Maximum: 0.2 V (open load), 0.2 V (50 Ω load)	drivers are +3.3 V TTL compatible.	
Rise/Fall Time (20% to 80%)	≤2.0 ns	Load of 10 pF.	

TClk Specifications

National Instruments TClk synchronization method and the NI-TClk instrument driver are used to align the Sample clocks on any number of SMC-based modules in a chassis. For more information about TClk synchronization, refer to the NI-TClk Synchronization Help, which is located within the NI Signal Generators Help.

- Specifications are valid for any number of PXI modules installed in one NI PXI-1042 chassis.
- All parameters set to identical values for each SMC-based module.
- Sample Clock set to 100 MS/s, Divide-by-N, and all filters are disabled.
- For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.



Note Although you can use NI-TClk to synchronize nonidentical modules, these specifications apply only to synchronizing identical modules.

Specification	Value	Comments	
Intermodule SMC Synchronization Using NI-TClk for Identical Modules (Typical)			
Skew	500 ps	Caused by clock and analog path delay differences. No manual adjustment performed.	
Average Skew After Manual Adjustment	<10 ps	For information about manual adjustment, refer to the Synchronization Repeatability Optimization topic in the NI-TClk Synchronization Help. For additional help with the adjustment process, contact NI Technical Support at ni.com/support.	
Sample Clock Delay/Adjustment Resolution	≤10 ps	_	

Start Trigger

Specification	Va	ilue	Comments
Sources	1. PFI<01> (SMB fron	t panel connectors)	_
	2. NI PXI-5412—PXI_ (PXI backplane conne NI PCI-5412—RTSI-	ector)	
	3. NI PXI-5412—PXI S (PXI backplane conne		
	4. Software (use VI or fu	unction call)	
	5. Immediate (does not v	wait for a trigger). Default.	
Modes	1. Single		_
	2. Continuous		
	3. Stepped		
	4. Burst		
Edge Detection	Rising	_	
Minimum Pulse Width	25 ns	Refer to t _{s1} at NI Signal Generators Help»Devices» NI 5412» Triggering» Trigger Timing	
Delay from	Interpolation Factor	Typical Delay	Refer to t _{s2} at
Start Trigger to CH 0 Analog Output	Digital Interpolation Filter disabled.	43 Sample clock periods +110 ns	NI Signal Generators Help»Devices»
	2	57 Sample clock periods +110 ns	NI 5412» Triggering» Trigger Timing.
	4 63 Sample clock periods +110 ns		All values are typical.
	8	64 Sample clock periods +110 ns	

Specification	Value	Comments
Trigger Export	ing	
Exported Trigger Destinations	A signal used as a trigger can be routed out to any destination listed in the <i>Destinations</i> specification of the <i>Markers</i> section.	_
Exported Trigger Delay	65 ns (typical).	Refer to t _{s3} at NI Signal Generators Help»Devices» NI 5412» Triggering» Trigger Timing. All values are typical.
Exported Trigger Pulse Width	>150 ns	Refer to t _{s4} at NI Signal Generators Help»Devices» NI 5412» Triggering» Trigger Timing.

Markers

Specification	Value	Comments
Destinations	1. PFI<01> (SMB front panel connectors) 2. NI PXI-5412—PXI_Trig<06> (PXI backplane connector) NI PCI-5412—RTSI<06>	_
Quantity	One marker per segment.	_
Quantum	Marker position must be placed at an integer multiple of four samples.	_

Specification	Va	lue	Comments
Width	>150 ns		Refer to t _{m2} at NI Signal Generators Help» Fundamentals» Waveform Fundamentals» Events»Marker Events.
Skew	Destination	With Respect to Analog Output	Refer to t _{m1} at NI Signal
	PFI<01>	±2 Sample clock periods	Generators Help» Fundamentals» Waveform
	NI PXI-5412 PXI_Trig<06> NI PCI-5412 RTSI<06>	±2 Sample clock periods	Fundamentals» Events»Marker Events.

Arbitrary Waveform Generation Mode

Specification		Value		Comments
Memory Usage	The NI 5412 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined.			_
Onboard Memory Size	8 MB standard: 8,388,608 bytes	32 MB option: 33,554,432 bytes	256 MB option: 268,435,456 bytes	_
Output Modes	Arbitrary waveform mode and arbitrary sequence mode			_
Arbitrary Waveform Mode	-	ne set of wavefor	single waveform is ms stored in onboard	_

Specification		Value		Comments	
Arbitrary Sequence Mode	In arbitrary sequence mode, a sequence directs the NI 5412 to generate a set of waveforms in a specific order. Elements of the sequence are referred to as segments. Each segment is associated with a set of instructions. The instructions identify which waveform is selected from the set of waveforms in memory, how many loops (iterations) of the waveform are generated, and at which sample in the waveform a marker output signal is sent.			_	
Minimum Waveform Size (Samples)	Trigger Mode	Arbitrary Waveform Mode	Arbitrary Sequence Mode	The Minimum Waveform Size is sample rate	
	Single	16	16	dependent in arbitrary	
	Continuous	16	96 at >50 MS/s	sequence mode.	
			32 at ≤ 50 MS/s		
	Stepped	32	96 at >50 MS/s		
			32 at ≤ 50 MS/s		
	Burst	16	512 at >50 MS/s		
			256 at ≤50 MS/s		
Loop Count	1 to 16,777,215 Burst trigger: Unlimited			_	
Quantum	Waveform size must be an integer multiple of four samples.			_	

Specification		Value		Comments
Memory Limits				
	8 MB Standard	32 MB Option	256 MB Option	All trigger modes except
Arbitrary Waveform Mode, Maximum Waveform Memory	4,194,176 samples	16,777,088 samples	134,217,600 samples	where noted.
Arbitrary Sequence Mode, Maximum Waveform Memory	4,194,120 samples	16,777,008 samples	134,217,520 samples	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Waveforms	65,000 Burst trigger: 8,000	262,000 Burst trigger: 32,000	2,097,000 Burst trigger: 262,000	Condition: One or two segments in a sequence.
Arbitrary Sequence Mode, Maximum Segments in a Sequence	104,000 Burst trigger: 65,000	418,000 Burst trigger: 262,000	3,354,000 Burst trigger: 2,090,000	Condition: Waveform memory is <4,000 samples.

Calibration

Specification	Value	Comments
Self-Calibration	An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete.	_
External Calibration	External calibration calibrates the VCXO, voltage reference, DC gain, and offset. Appropriate constants are stored in nonvolatile memory.	Also known as factory calibration.
Calibration Interval	Specifications valid within two years of external calibration.	_
Warm-up Time	15 minutes	_

Power

Specification	Normal Operation	Overload Operation	Comments
Total Power	22 W	26 W	All values are typical. Overload operation occurs when CH 0 is shorted to ground.

Software

Specification	Value	Comments
Driver Software	NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5412. NI-FGEN provides application programming interfaces for many development environments.	_
Application Software	NI-FGEN provides programming interfaces for the following application development environments: • LabVIEW • LabWindows™/CVI™ • Measurement Studio • Microsoft Visual C++ .NET • Microsoft Visual C/C++ • Microsoft Visual Basic	
Interactive Control and Configuration Software	The FGEN Soft Front Panel supports interactive control of the NI 5412. The FGEN Soft Front Panel is included on the NI-FGEN driver DVD. Measurement & Automation Explorer (MAX) provides interactive configuration and test tools for the NI 5412. MAX is also included on the NI-FGEN DVD. You can use the NI 5412 with NI SignalExpress.	_

Environment

NI PXI-5412 Environment



Note To ensure that the NI PXI-5412 cools effectively, follow the guidelines in the Maintain Forced-Air Cooling Note to Users included in the NI 5412 kit.

Specifications	Value	Comments
Operating Temperature	0 °C to +55 °C in all NI PXI chassis except the following:	_
	0 °C to +45 °C when installed in an NI PXI-101x or NI PXI-1000B chassis.	
	Meets IEC 60068-2-1 and IEC 60068-2-2.	
Storage Temperature	-25 °C to +85 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	_
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC 60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC 60068-2-56.	_
Operating Shock	30 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	Spectral and jitter specifications could degrade.
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	
Operating Vibration	5 Hz to 500 Hz, 0.31 g _{rms} . Meets IEC 60068-2-64.	Spectral and jitter specifications could degrade.
Storage Vibration	5 Hz to 500 Hz, 2.46 g _{rms} . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 m maximum (at 25 °C ambient temperature)	_
Pollution Degree	2	_
Indoor use only.		

NI PCI-5412 Environment



Note To ensure that the NI PCI-5412 cools effectively, follow the guidelines in the Maintain Forced-Air Cooling Note to Users included in the NI 5412 kit. Also, to maximize airflow and extend the life of the device, leave any adjacent PCI slots empty.

Specifications	Value	Comments
Operating Temperature	0 °C to +45 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	_
Storage Temperature	-25 °C to +85 °C. Meets IEC 60068-2-1 and IEC 60068-2-2.	_
Operating Relative Humidity	10% to 90%, noncondensing. Meets IEC 60068-2-56.	
Storage Relative Humidity	5% to 95%, noncondensing. Meets IEC 60068-2-56.	_
Storage Shock	50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.	_
Storage Vibration	5 Hz to 500 Hz, 2.46 g _{rms} . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.	_
Altitude	2,000 m maximum (at 25 °C ambient temperature)	_
Pollution Degree	2	_
Indoor use only.		•

Compliance and Certifications

Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label or the *Online* Product Certification section.

Electromagnetic Compatibility (EMC)

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions, Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11), Class A equipment is intended for use only in heavy-industrial locations.



Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



Note For the standards applied to assess the EMC of this product, refer to the Online Product Certification section.

CE Compliance (E

This product meets the essential requirements of applicable European Directives as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

To obtain product certifications and the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the Minimize Our Environmental Impact web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document

Waste Electrical and Electronic Equipment (WEEE)



EU Customers At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste and Electronic Equipment, visit ni.com/environment/ weee.

电子信息产品污染控制管理办法 (中国 RoHS)



中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/ environment/rohs_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Worldwide Support and Services

The National Instruments website is your complete resource for technical support. At ni.com/ support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

Visit ni.com/services for NI Factory Installation Services, repairs, extended warranty, and other services.

Visit ni.com/register to register your National Instruments product. Product registration facilitates technical support and ensures that you receive important information updates from NI.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world. For telephone support in the United States, create your service request at ni.com/support or dial 1 866 ASK MYNI (275 6964). For telephone support outside the United States, visit the Worldwide Offices section of ni.com/niglobal to access the branch office websites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

Potes to the MI Trademarke and Leas Cuidelin	ingggt - i /- / for more informati	tion on National Instruments trademarks. Other
product and company names mentioned here Instruments products/technology, refer to the National Instruments Patents Notice at ni. collegal notices in the readme file for your NI pr for the National Instruments global trade com NO EXPRESS OR IMPLIED WARRANTIES AS ANY ERRORS. U.S. Government Customers:	ines at ni.com/trademarks for more informate ein are trademarks or trade names of their respective appropriate location: Help.Patents in your software more patents. You can find information about end roduct. Refer to the Export Compliance Information plainnee policy and how to obtain relevant HTMS codes TO THE ACCURACY OF THE INFORMATION CONT. The data contained in this manual was developed at forth in FAR 52.227-14, DFAR 252.227-7014, and	ve companies. For patents covering National rue, the patents.txt file on your media, or the l-user license agreements (EULAs) and third-party at ni.com/legal/export-compliance, ECCNs, and other import/export data. NI MAKES AINED HEREIN AND SHALL NOT BE LIABLE FOR at private expense and is subject to the applicable
© 2004–2015 National Instruments. All right 371468E-01	ts reserved. Nov15	